Projects in CSE Department :
Page: 1 of 1   »   1    page :    items per page :


Filters   Members       Lab:

Title Investigators Lab Agency Duration
Formal Verification and Synthesis of Secure Designs. PI : Aritra Hazra.
PACE Lab NFSG Dec 2015 - Dec 2018
Formal Methods for Reliable Safety-Critical System Design PI : Aritra Hazra.
VLSI Lab NFIG Sep 2015 - Aug 2017
Indigenous 64-bit processor design PI : V. Kamakoti.
ASHD Lab DRDO Nov 2013 - Nov 2018
A Formally Verified Multi-precision Arithmetic Library for Cryptographic Applications. PI : Aritra Hazra.
VLSI Lab CAIR Nov 2015 - Dec 2018
Algebraic and paramaterized complexities PI : N.S. Narayanaswamy.
Co-PI(s) : John Augustine.
AIDB Lab DST Mar 2013 - Mar 2018

Page: 1 of 1   »   1    page :    items per page :


© 2016 - All Rights Reserved - Dept of CSE, IIT Madras
Website Credits