PC Hardware & Booting


Chester Rebeiro IIT Madras



Outline


- Memory and Device Addresses
- PC Organization
- x86 Evolution
- Powering up
- Booting xv6
- Multiprocessor booting







Everything has an address





Address Types

- Memory Addresses
- IO Addresses
- Memory Mapped IO Addresses



Address Types : (Memory Addresses)

- Range : 0 to (RAM size or 2³²-1)
- Where main memory is mapped
 - Used to store data for code, heap, stack, OS, etc.
- Accessed by load/store instructions



$\Lambda \Lambda $			
Unused			
++	<-	depends on	amount of RAM
Extended Memory			
++ BIOS ROM	<-	0x00100000	(1MB)
++	<-	0x000F0000	(960KB)
16-bit devices, expansion ROMs			
++	<-	0x000C0000	(768KB)
VGA Display	<-	0x000A0000	(640KB)
Low Memory			
++	<-	0x0000000	



6

Low and Extended Memory (Legacy Issues)

- Why study it?
 - Backward compatibility
- 8088 has 20 address lines; can address 2²⁰ bytes (1MB)
- Memory Ranges
 - 0 to 640KB used by IBM PC MSDOS
 - Other DOS versions have a different memory limit
 - 640 KB to 1MB used by video buffers, expansion ROMS, BIOS ROMs
 - 1 MB onwards called extended memory
- Modern processors have more usable memory
 - OSes like Linux and x86 simply ignore the first 1MB and load kernel in extended memory



Address Types : (IO Ports)

- Range : 0 to 2¹⁶-1
- Used to access devices
- Uses a different bus compared to RAM memory access
 - Completely isolated from memory
- Accessed by in/out instructions


inb \$0x64, %al outb %al, \$0x64

I/O address range	Device
00 - 1F	First DMA controller 8237 A-5
20 - 3F	First Programmable Interrupt Controller, 8259A, Master
40 - 5F	Programmable Interval Timer (System Timer), 8254
60 - 6F	Keyboard, 8042
70 - 7F	Real Time Clock, NMI mask
80 - 9F	DMA Page Register, 74LS612
87	DMA Channel 0
83	DMA Channel 1
81	DMA Channel 2
82	DMA Channel 3
8B	DMA Channel 5
89	DMA Channel 6
8A	DMA Channel 7
8F	Refresh
A0 - BF	Second Programmable Interrupt Controller, 8259A, Slave
C0 - DF	Second DMA controller 8237 A-5
FO	Clear 80287 Busy
F1	Reset 80287
F8 - FF	Math coprocessor, 80287
F0 - F5	PCjr Disk Controller
F8 - FF	Reserved for future microprocessor extensions
100 - 10F	POS Programmable Option Select (PS/2)
110 - 1EF	System I/O channel
140 - 15F	Secondary SCSI host adapter
170 - 177	Secondary Parallel ATA Disk Controller
1F0 - 1F7	Primary Parallel ATA Hard Disk Controller
200 - 20F	Game port
210 - 217	Expansion Unit
220 - 233	Sound Blaster and most other sound cards

ref : http://bochs.sourceforge.net/techspec/PORTS.LST

Memory Mapped I/O

- Why?
 - More space
- Devices and RAM share the same address space
- Instructions used to access RAM can also be used to access devices.
 - Eg load/store




Memory Map

Who decides the address ranges?

- Standards / Legacy
 - Such as the IBM PC standard
 - Fixed for all PCs.
 - Ensures BIOS and OS to be portable across platforms
- Plug and Play devices
 - Address range set by BIOS or OS
 - A device address range may vary every time the system is restarted





The x86 Evolution (8088)

• 8088

- 16 bit microprocessor
- 20 bit external address bus
 - Can address 1MB of memory
- Registers are 16 bit
 General Purpose Registers

 AX, BX, CD, DX,
 Pointer Registers
 BP, SI, DI, SP
 Instruction Pointer : IP
 Segment Registers
 CS, SS, DS, ES

Accessing memory

 (segment_base << 4) + offset
 eg: (CS << 4) + IP

General Purpose Registers

8	7	0	16-bit
ł	AL		AX
ł	BL		BX
ł	CL		CX
ł	DL		DX
BP			
SI			
DI			
SP			
	H H H BF SI D	H BL H CL H DL BP SI DI	H AL H BL H CL H DL BP SI DI

GPRs can be accessed as 8 bit or 16 bit registers Eg.

mov \$0x1, %ah ; 8 bit move mov \$0x1, %ax ; 16 bit move

12

The x86 Evolution (80386)

• **80386** (1995)

- 32 bit microprocessor
- 32 bit external address bus
 - Can address 4GB of memory
- Registers are 32 bit

General Purpose Registers EAX, EBX, ECD, EDX,

Pointer Registers

EBP, ESI, EDI, ESP

Instruction Pointer : IP

Segment Registers

CS, SS, DS, ES

- Lot more features
 - Protected operating mode
 - Virtual addresses

General Purpose Registers

General-Purpose Registers 1615 87 31 0 16-bit 32-bit AH AL AX EAX BH BL BX EBX ECX CH CL CX DH DL EDX DX BP EBP SI ESI DI EDI SP ESP

GPRs can be accessed as 8, 16, 32 bit registers

e.g.

mov \$0x1, %ah ; 8 bit move mov \$0x1, %ax ; 16 bit move mov \$0x1, %eax ; 32 bit move

The x86 Evolution (k8)

- AMD k8 (2003)
 - RAX instead of EAX
 - X86-64, x64, amd64, intel64: all same thing
- Backward compatibility

- All systems backward compatible with 8088




The curse of backward compatibility (the A20 gate)

• 8088 addressing

- CS = 0xf800, IP = 0x8000, physical address = (CS << 4) + IP = 0x100000
- but 8088 has only 20 address lines (a_0 to a_{19}) so only 20 bits of 0x100000 are valid
- effective address = 0x0 (due to wrap around)

MSDOS programs make use of this wrap around for speed.

(No need to change the CS)




memory

Having 2 segments with one segment register CS = 0xf800 IP = 0:0x7ffff (gets mapped to top of memory) IP = 0x8000:0xffff (gets mapped to bottom of memory)

The curse of backward compatibility contd. (the A20 gate)

80386 addressing

- CS = 0xf800, IP = 0x8000, physical address = (CS << 4) + IP = 0x100000
- 80386 has 32 address lines (a_0 to a_{31}) therefore can access more than 1MB
- effective address is therefore 0x100000 and not 0.
- Not backward compatible to 8086



memory

Having 2 segments with one segment register NOT FEASIBLE!!

- CS = 0xf800
- IP = 0:0x7ffff (gets mapped below 1MB)
- IP = 0x8000:0xffff (gets mapped above 1MB)

The curse of backward compatibility contd. (the A20 gate)

- Have a gate (called A20 gate)
 - In real mode (8086 compatible mode) disable A20 to ensure wrap around
 - In protected mode (not 8086 compatible) enable A20 to allow full memory access.
- Implementing the gate
 - port 0x64 (part of keyboard I/O memory)

while(keyboard is busy); output 0xD1 to port 0x64 while(keyboard is busy); output 0xDF to port 0x60




Powering Up






Powering up : Reset






Powering up : BIOS






Powering up : MBR






Powering Up : bootloader



The bootloader may be present in the MBR (sector 0) itself




Powering Up : OS





Powering Up : xv6




• **∱**Bootloader

- Present in sector 0 of disk.
- 512 bytes
- 2 parts:
 - bootasm.S (8900)
 - Enters in 16 bit real mode, leaves in 32 bit protected mode
 - Disables interrupts
 - We don't want to use BIOS ISRs
 - Enable A20 line
 - Load GDT (only segmentation, no paging)
 - Set stack to 0x7c00
 - Invoke bootmain
 - Never returns
 - bootmain.c (9017)
 - Loads the xv6 kernel from sector 1 to RAM starting at 0x100000 (1MB)
 - Invoke the xv6 kernel entry
 - _start present in entry.S (sheet 10)
 - This entry point is known from the ELF header



Multiprocessor Organization



- Memory Symmetry
 - All processors in the system share the same memory space
 - Advantage : Common operating system code
- I/O Symmetry
 - All processors share the same I/O subsystem
 - Every processor can receive interrupt from any I/O device



Multiprocessor Booting

- One processor designated as 'Boot Processor' (BSP)
 - Designation done either by Hardware or BIOS
 - All other processors are designated AP (Application Processors)
- BIOS boots the BSP
- BSP learns system configuration
- BSP triggers boot of other AP
 - Done by sending an Startup IPI (inter processor interrupt) signal to the AP

xv6 Multiprocessor Boot

- mpinit (7001) invoked from main (1221)
 - Searches for an MP table in memory
 - (generally put there by the BIOS)
 - Contains information about processors in system along with other details such as IO-APICs, Processor buses, etc.
 - Extracts system information from MP table
 - Fills in the cpu id (7024)
 - CPU is a structure which contains CPU specific data (2304)



Booting APs

- startothers (1274) invoked from main(1237)
 - copy '*entryother*' to location 0x7000
 - For each CPU found
 - Allocate a stack (1295)
 - Set C entry point to *mpenter* (1252)
 - Send a Startup IPI (1299)
 - Pass the entryother.S location to the new processor (40:67 \leftarrow 0x7000 >> 4)
 - Send inter processor interrupt to the AP processor using its apicid
 - Wait until CPU has started



for next class

- Read / revise about memory management in x86 especially
 - Segmentation (GDT)
 - Virtual memory (page tables, CR3 register, etc)

