Initializing Memory and Memory Management in xv6

Chester Rebeiro IIT Madras



Outline

- Memory Management in x86
 - Segmentation
 - Virtual Memory
- Initializing memory in xv6
 - Initializing Pages
 - Initializing Segments
- Implementation of kalloc



x86 address translation



Memory

x86 address translation





Segmentation Unit

- Virtual address space of process divided into separate logical segments
- Each segment associated with a segment selector and offset





Address Map of Process

Segmentation (logical to linear address)





Example



Pointer to Descriptor Table

- Global Descriptor Table (GDT)
- Stored in memory
- Pointed to by GDTR (GDT Register)
 - lgdt (instruction used to load the GDT register)
- Similar table called LDT present in x86 (not used by xv6!)





Segment Descriptor

- Base Address
 0 to 4GB
- Limit
 - -0 to 4GB
- Access Rights
 - Execute, Read, Write
 - Privilege Level (0-3)

Access	Limit					
Base Address						



Segment Registers

- Holds 16 bit segment selectors
 - Points to offsets in GDT
- Segments associated with one of three types of storage
 - Code
 - %CS register holds segment selector
 - %EIP register holds offset
 - Data
 - %DS, %ES, %FS, %GS registers hold segment selector
 - Stack
 - %SS register holds segment selector
 - %SP register holds stack pointer

(Note: Only one code segment and stack segment can be accessible at a time. But 4 data segments can be accessed simultaneously)



x86 address translation





Linear to Physical Address

2 level page translation



 How many page tables are present?

 What is the maximum size of the process' address space?

– 4G

ref : mmu.h (PGADDR, NPDENTRIES, NPTENTRIES, PGSIZE)

The full Picture





Virtual Address Advantages (Isolation between Processes)



Virtual Addressing Advantages Paging on Demand

- RAM only loads pages into memory whenever needed
- When new program is executed page table is empty



Present/absent

Present/Absent bit : 1 if entry in page table is valid, 0 if invalid In x86 : PTE_P

Paging on Demand (2)

- As data gets referenced, page table gets filled up.
- Page frame loaded from hard disk



Paging on Demand(3)

- As execution progresses, more entries in page table get filled.
- Similarly, more frames in RAM get used

Present/absent

• Eventually, entire RAM is filled





Paging on Demand (4)

- A particular frame is selected and swapped out into disk
- A new page swapped in



Virtual Memory achieves Security

- Security
 - Page tables augmented by protection bits



Page table for process



Protection Bits in x86

- PTE_W : controls if instructions are allowed to write to the page
- PTE_U : controls if user process can use the page. If not only kernel can use the page

These are checked by the MMU for each memory access!



Virtual Addressing Advantages (easy to make copies of a process)

- Making a copy of a process is called forking.
 - Parent (is the original)
 - child (is the new process)
- When fork is invoked,
 - child is an exact copy of parent
 - When fork is called all pages are shared between parent and child
 - Easily done by copying the parent's page tables



Virtual Addressing Advantages (Shared libraries) Many common functions such as *printf* implemented in shared libraries

- Pages from shared libraries, shared between processes



Virtual Addressing Advantages (Shared Memory)

- Shared memory between processes easily implemented using virtual memories
 - Shared memory mapped to the same page
 - Writes from one process visible to another process





back to booting...



so far...





Memory when kernel is invoked (just after the bootloader)



Slide taken from Anton Burtsev, Univ. of Utah

Memory Management Analysis



- Advantages
 - Got the kernel into protected mode (32 bit code) with minimum trouble
- Disadvantages
 - Protection of kernel memory from user writes
 - Protection between user processes
 - User space restricted by physical memory
- The plan ahead
 - Need to get paging up and running

OS code are not Relocatable

- kernel.asm (xv6)
- The linker sets the executable so that the kernel starts from 0x80100000
- 0x80100000 is a virtual address and not a physical address

Disassembly of section .text: 80100000 <multiboot header>: 02 b0 ad 1b 00 00 80100000: add 0x1bad(%eax),%dh 80100006: 00 00 add %al,(%eax) 80100008: fe 4f 52 decb 0x52(%edi) 8010000b: e4 0f in \$0xf,%al 8010000c <entry>: # Entering xv6 on boot processor, with paging off. .globl entry entry: # Turn on page size extension for 4Mbyte pages movl %cr4. %eax 8010000c: 0f 20 e0 MOV %cr4,%eax orl \$(CR4_PSE), %eax 8010000f: 83 c8 10 \$0x10,%eax ог movl %eax. %cr4 80100012: 0f 22 e0 %eax,%cr4 mov # Set page directory \$(V2P WO(entrypgdir)), %eax movl 80100015: b8 00 a0 10 00 \$0x10a000,%eax MOV movl %eax, %cr3 8010001a: 0f 22 d8 MOV %eax,%cr3 # Turn on paging. movl %cr0, %eax 8010001d: 0f 20 c0 %cr0,%eax MOV orl \$(CR0 PG|CR0 WP), %eax 0d 00 00 01 80 80100020: ог \$0x80010000,%eax movl %eax. %cr0 80100025: 0f 22 c0 MOV %eax,%cr0 # Set up the stack pointer. movl \$(stack + KSTACKSIZE), %esp 80100028: bc 50 c6 10 80 \$0x8010c650,%esp MOV



Virtual Address Space



Converting virtual to physical in kernel space

```
#define V2P(a) (((uint) (a)) - KERNBASE)
#define P2V(a) (((void *) (a)) + KERNBASE)
```

#define	$V2P_WO(x)$	((x) -	KERNBASE)	11	same	as	V2P,	but	without	casts
#define	$P2V_WO(x)$	((x) +	KERNBASE)	11	same	as	V2P,	but	without	casts

What would be the address generated before and immediately after paging is enabled?

before : 0x001000xx Immediately after : 0x8001000xx

So the OS needs to be present at two memory ranges



Early Kernel Paging Initialization

Kernel entry point : __start (1036)



4MB Pages





Kernel memory setup

First setup two 4MB pages

- Entry 0:

Virtual addresses 0 to 0x04000000 \rightarrow Physical addresses 0 to 4MB

- Entry 512:

Virtual addresses 0x80000000 to 0x84000000 \rightarrow Physical addresses 0 to 4MB

Why do we need to map this twice?



First Page Table



courtesy Anton Burtsev, Univ. of Utah

Enable Paging

• Entry point : __start (1036)

Turn on Page size extension	1	.048 # .049 n	#Turn novl	on pagi %cr0,	ng. %eax	
Set Page Directory		050 d 051 n	orl movl	\$(CRO_ %eax,	PG CR0_WP), %cr0	%eax
Enable Paging	\bigvee					



Stack setup

• Entry point : __start (1036)





Stack



courtesy Anton Burtsev, Univ. of Utah

Execute main

entry point : __start (1036)



New Address Scheme Analysis

Scheme : enable paging with 2 pages of 4MB each

- Advantages,
 - Useful for initializing the rest of memory
 - (issues with kmalloc later!!!)
- Disadvantages
 - Kernel mapped twice, reducing user space area
 - Only 4MB of physical memory is mapped. Remaining is unutilized

xv6 next goes into the final addressing scheme



(Re)Initializing Paging

- Configure another page table
 - Map kernel only once making space for other user level processes
 - Map more physical memory, not just the first 4MB
 - Use 4KB pages instead of 4MB pages
 - 4MB pages very wasteful if processes are small
 - Xv6 programs are a few dozen kilobytes



Virtual Address Space



mappages (1779)

- Fill page table entries mapping virtual addresses to physical addresses
- Which page table entry?
 - obtained from walkpgdir
- What are the contents?
 - Physical address
 - Permissions
 - present





walkpgdir (1754)

- Create a page table entry corresponding to a virtual address.
- If page table is not present, then allocate it.
- PDX(va) : page directory index
- PTE_ADDR(*pde) : page directory entry
- PTX(va) : page table entry



Using Page Tables (in OS)

- Functions available
 - mappages (1779) : create page table entries mapping virtual addresses to physical addresses
 - copyuvm (2053): copy a process's page table into another
 - walkpgdir (1754) : return page table entry corresponding to a virtual address



User Pages mapped twice



(Re)Initializing Segmentation

c = &cpus[cpunum()];

- Segments
 - Kernel code
 - Kernel data
 - User code
 - User data
 - Per CPU data

c->gdt[SEG_KCODE] = SEG(STA_X|STA_R, 0, 0xffffffff, 0); c->gdt[SEG_KDATA] = SEG(STA_W, 0, 0xffffffff, 0); c->gdt[SEG_UCODE] = SEG(STA_X|STA_R, 0, 0xffffffff, DPL_USER); c->gdt[SEG_UDATA] = SEG(STA_W, 0, 0xffffffff, DPL_USER);

Segment Descriptor in xv6



ref : mmu.h ([7], 0752, 0769)

Loading the GDTR

- Instruction LGDT
- Each CPU has its own GDTR

```
c = &cpus[cpunum()];
c->gdt[SEG_KCODE] = SEG(STA_X|STA_R, 0, 0xffffffff, 0);
c->gdt[SEG_KDATA] = SEG(STA_W, 0, 0xffffffff, 0);
c->gdt[SEG_UCODE] = SEG(STA_X|STA_R, 0, 0xffffffff, DPL_USER);
c->gdt[SEG_UDATA] = SEG(STA_W, 0, 0xffffffff, DPL_USER);
```

```
// Map cpu, and curproc
c->gdt[SEG KCPU] = SEG(STA W, &c->cpu, 8, 0);
```

lgdt(c->gdt, **sizeof**(c->gdt));

```
static inline void
lgdt(struct segdesc *p, int size)
{
  volatile ushort pd[3];
  pd[0] = size-1;
  pd[1] = (uint)p;
  pd[2] = (uint)p >> 16;
  asm volatile("lgdt (%0)" : : "r" (pd));
}
```

Per CPU Data



Recall

Memory is Symmetric Across Processors



Memory Symmetry

- All processors in the system share the same memory space
- Advantage : Common operating system code
- However there are certain data which have to be unique to each processor
 - This is the per-cpu data
 - example, cpu id, scheduler context, taskstate, gdt, etc.



Naïve implementation of per-cpu data

```
// Per-CPU state
struct cpu {
                                 // Local APIC ID; index into cpus[] below
  uchar id;
  struct context *scheduler; // swtch() here to enter scheduler
 struct taskstate ts; // Used by x86 to find stack for interrupt
struct segdesc gdt[NSEGS]; // x86 global descriptor table
  volatile uint started;
                                // Has the CPU started?
  int ncli:
                                // Depth of pushcli nesting.
  int intena;
                                 // Were interrupts enabled before pushcli?
  // Cpu-local storage variables; see below
  struct cpu *cpu;
                       // The currently-running process.
  struct proc *proc:
```

struct cpu cpus[NCPU];

- An array of structures, each element in array corresponding to a processor
- Access to a per-cpu data, example : cpu[cpunum()].ncli
- This requires locking every time the cpu structure is accessed
 - eg. Consider process migrating from one processor to another while updating a per-cpu data
 - slow (because locking can be tedious)!!!

Alternate Solution (using CPU registers)

- CPU has several general purpose registers
 - The registers are unique to each processor (not shared)
- Use CPU registers to store per-cpu data
 - Must ensure the gcc does not use these registers for other purposes
- Fastest solution to our problem, but we do not have so many registers ☺

Next best solution (xv6 implementation)

- In seginit(), which is run on each CPU initialization, the following is done.
 - GDTR will point upon cpu initialization to cpus[cpunum()].gdt.
 - (Thus, each processor will have its own private GDT in struct cpu).
- Have an entry which is unique for each processor
 - The base address field of SEG_KCPU entry in GDT is &cpus[cpunum()].cpu (1731)
 - %gs register loaded with SEG KCPU << 3.
- Lock free access to per-cpu data
 - %gs indexes into the SEG_KCPU offset in GDT
 - This is unique for each processor



Using %gs

- Without locking or cpunum() overhead we have:
 - %gs:0 is cpus[cpunum()].cpu.
 - %gs:4 is cpus[cpunum()].proc.
- If we are interrupting user mode code then %gs might contain irrelevant value. Hence
 - In alltraps %gs is loaded with SEG_KCPU << 3.
 - (The interrupted code %gs is already on the trapframe.)
- gcc not aware of the existence of %gs, so it will no generate code messing up gs.

Allocating Memory



Allocating Pages (kalloc)



Freelist Implementation

How is the freelist implemented?
 No exclusive memory to store links (3014)



Initializing the list (chicken & egg problem)



Resolved by a separate page allocator during boot up, which allocates 4MB memory just after the kernel's data segment (see kinit1 and kinit2).

ref : kalloc.c (kinit1 and kinit2)

For next class...

revise / learn interrupt handling in x86 processors

