Memory Management

Chester Rebeiro IIT Madras



Sharing RAM



x86 address translation





x86 Memory Management





4



CR

5

Executing Programs (Process)



```
int main(){
    char str[] = "Hello World\n";
    printf("%s", str);
}
```



- Process
 - A program in execution
 - Present in the RAM
 - Comprises of
 - Executable instructions
 - Stack
 - Heap
 - State in the OS (in kernel)
 - State contains : registers, list of open files, related processes, etc.

Segments (an example)



CR

Segmentation (*logical* to *linear* address)







Pointer to Descriptor Table

- Global Descriptor Table (GDT)
 - Stored in memory
- Pointed to by GDTR (GDT Register)
 - Igdt (instruction used to load the GDT register)



CR

Segment Descriptor



CR

Segment Descriptor in xv6



ref : mmu.h ([7], 0752, 0769)

12

Segments in xv6

Segment	Base	Limit	Туре	DPL
Kernel Code	0	4 GB	X, R	0
Kernel Data	0	4 GB	W	0
User Code	0	4 GB	X, R	3
User Data	0	4 GB	W	3

CR







CR

15

Paging Unit



Virtual Memory





process page table

block	page frame
1	1
2	2
3	3
4	4
5	5
6	6

Because of the page table, blocks need not be in contiguous page frames

Every time a memory location is accessed, the processor looks into the page table to identify the corresponding page frame number.

Virtual Memory



RAM



process page table

block	page frame
1	14
2	2
3	13
4	4
5	1
6	8

process2		
1		
2		
3		
4		

process page table

block	page frame
1	10
2	7
3	12
4	9

process3

1	
2	
3	
4	

process page table

block	page frame
1	11
2	6
3	3
4	5

Virtual Memory





process page table

block	page frame
1	14
2	2
3	13
4	4
5	1
6	8

Do we really need to load all blocks into memory before the process starts executing?

No.

Not all parts of the program are accessed simultaneously. Infact, some code may not even be executed.

Virtual memory takes advantage of this by using a concept called demand paging.





process page table in RAM

block	page frame	Р
1	14	1
2		0
3		0
4		0
5	1	0
6	8	1

Pages are loaded from disk to RAM, only when needed.

A 'present bit' in the page table indicates if the block is in RAM or not.

If (present bit = 1){ block in RAM}
else {block not in RAM}

🖌 present bit

If a page is accessed that is not present in RAM, the processor issues a page fault interrupt, triggering the OS to load the page into RAM and mark the present bit to 1







process page table in RAM



If there are no pages free for a new block to be loaded, the OS makes a decision to remove another block from RAM.

This is based on a replacement policy, implemented in the OS.

Some replacement policies are

- * First in first out
- * Least recently used
- * Least frequently used

The replaced block **may** need to be written back to the swap (swap out)





process page table in RAM

block	page frame	Ρ	D
1	14	0	1
2	2	1	1
3	14	1	0
4	4	1	1
5	1	1	0
6	8	1	1

The **dirty bit**, in the page table indicates if a page needs to be written back to disk

If the dirty bit is 1, indicates the page needs to be written back to disk.



2 Level Page Translation



Linear to Physical Address

• 2 level page translation



 How many page tables are present?

 What is the maximum size of the process' address space?

ref : mmu.h (PGADDR, NPDENTRIES, NPTENTRIES, PGSIZE)

back to booting...





Memory when kernel is invoked (just after the bootloader)

Segmentation enabled but no paging
 CPU
 Segmentation
 Segmentation
 Physical



Slide taken from Anton Burtsev, Univ. of Utah

Memory Management Analysis



- Advantages
 - Got the kernel into protected mode (32 bit code) with minimum trouble
- Disadvantages
 - Protection of kernel memory from user writes
 - Protection between user processes
 - User space restricted by physical memory
- The plan ahead
 - Need to get paging up and running



entry

```
1035 .globl start
                                                          The kernel executes
1036 _start = V2P_WO(entry)
                                                                from here
1037
1038 # Entering xv6 on boot processor, with paging off.
1039 .globl entry
1040 entry:
1041 # Turn on page size extension for 4Mbyte pages
 1042
               %cr4, %eax
        movl
 1043
        orl
                $(CR4 PSE), %eax
 1044
                %eax, %cr4
       movl
 1045
        # Set page directory
                $(V2P_WO(entrypgdir)), %eax
 1046
        movl
 1047
                %eax, %cr3
        movl
 1048
        # Turn on paging.
 1049
        movl
                %cr0, %eax
```

OS code Linker address

• kernel.asm (xv6)

- The linker sets the executable so that the kernel starts from 0x80100000
- 0x80100000 is a virtual address and not a physical address

Disassembly of section .text:		
80100000 <multiboot header="">:</multiboot>		
80100000: 02 b0 ad 1b 00 00	add	0x1bad(%eax).%dh
80100006: 00 00	add	%al.(%eax)
80100008: fe 4f 52	decb	0x52(%edi)
8010000b: e4 0f	in	\$0xf,%al
		. ,
8010000c <entry>:</entry>		
# Entering xv6 on boot processor, with	paging	off.
.globl entry		
entry:		
# Turn on page size extension for 4Mb	byte pag	es
Movi %cr4, %eax		0/ 1 0/
	mov	%cr4,%eax
$OTL S(CR4_PSE), Medx$		60×10 %03×
80100001: 83 C8 10	01	30X10,%eax
	mov	%eax %cr4
# Set page directory	110 V	%eax,%er4
movi \$(V2P WO(entryondir)) %eax		
80100015: b8 00 a0 10 00	mov	\$0x10a000.%eax
movl %eax.%cr3		·····
8010001a: Of 22 d8	mov	%eax,%cr3
# Turn on paging.		
movl %cr0, %eax		
8010001d: Of 20 c0	mov	%cr0,%eax
orl \$(CR0_PG CR0_WP), %eax		
80100020: Od 00 00 01 80	ог	\$0x80010000,%eax
movl %eax,%cr0		
80100025: Of 22 c0	MOV	%eax,%cr0
# Set up the stack pointer.		
movi ş(stack + KSTACKSTZE), %esp		60.0010-650 %
80100028: DC 50 C6 10 80	mov	\$0x8010Co50,%esp



Virtual Address Space



Virtual Address Space



33

Converting virtual to physical in kernel space

#define	V2P(a) (((uint) (a)) - KERNBA	SE)
#define	P2V(a) (((void *) (a)) + KERN	IBASE)
#define #define	V2P_WO(x) ((x) - KERNBASE) P2V_WO(x) ((x) + KERNBASE)	<pre>// same as V2P, but without casts // same as V2P, but without casts</pre>

Enable Paging

1. Start of with a quick solution

Aim is get the kernel running with paging enabled

- -- create a minimal paging environment
 - ---- two pages of 4MB size (just sufficient to hold the OS)

2. Have an elaborate paging mechanism

Create pages for each 4KB RAM block Allocate and manage free memory



Enable Paging



CR

4MB Pages



CR

Enable Paging



Kernel memory setup

1317 pde_t entrypgdir[NPDENTRIES] = {

- First setup two 4MB pages
 - Entry 0:

1318 // Map VA's [0, 4MB) to PA's [0, 4MB) 1319 [0] = (0) + PTE_P + PTE_W + PTE_PS, 1320 // Map VA's [KERNBASE, KERNBASE+4MB) to PA's [0, 4MB) 1321 [KERNBASE>>PDXSHIFT] = (0) + PTE_P + PTE_W + PTE_PS, 1322 };

Virtual addresses 0 to 0x04000000 → Physical addresses 0 to 4MB

– Entry 512:

Virtual addresses 0x8000000 to 0x84000000 \rightarrow

Physical addresses 0 to 4MB

What would be the address generated before and immediately after paging is enabled?

before : 0x001000xx Immediately after : 0x8001000xx

So the OS needs to be present at two memory ranges

Enable Paging

```
1035 .globl start
   1036 start = V2P WO(entry)
   1037
   1038 # Entering xv6 on boot processor, with paging off.
   1039 .globl entry
   1040 entry:
                                                                Turn on Paging
   1041
          # Turn on page size extension for 4Mbyte pages
   1042
                 %cr4, %eax
          movl
1
   1043
          orl
                $(CR4 PSE), %eax
   1044
                %eax, %cr4
         movl
   1045
          # Set page directory
   1046
                  $(V2P_WO(entrypgdir)), %eax
2
          movl
   1047
                  %eax, %cr3
          movl
3 1048
          # Turn on paging.
                  %cr0, %eax
   1049
          mov1
```

CR

First Page Table





41

Execute main

1053	<pre># Set up the stack pointer.</pre>
1054	<pre>movl \$(stack + KSTACKSIZE), %esp</pre>
1055	
1056	# Jump to main(), and switch to executing at
1057	# high addresses. The indirect call is needed because
1058	# the assembler produces a PC-relative instruction
1059	# for a direct jump.
1060	mov \$main, %eax
1061	jmp *%eax > Jump to main
1062	
1063	.comm stack, KSTACKSIZE

CR

Stack





43

(Re)Initializing Paging

- Configure another page table
 - Map kernel only once making space for other user level processes
 - Map more physical memory, not just the first 4MB
 - Use 4KB pages instead of 4MB pages
 - 4MB pages very wasteful if processes are small
 - Xv6 programs are a few dozen kilobytes

main \rightarrow kvmalloc \rightarrow setupkvm





PAGESIZE

0

User stack

User data

User text

RWU

RWU

RWU

0×100000

640K

0

I/O space

Base memory

size of code+readonly data

2. Kernel page tables set up in **kvmalloc()** (1857) (invoked from main)



- Enable paging
- Create/Fill page directory
- Create/Fill page tables
- Load CR3 register



Enable paging ______

• Create/Fill page directory

Setting paging enable bit in CR0 register (1049)

- Create/Fill page tables
- Load CR3 register



done in function walkpgdir (1754)

- Enable paging
- Create/Fill page directory
- Create/Fill page tables
- Load CR3 register



walkpgdir (1754)

- Create a page directory entry corresponding to a virtual address.
- If page table is not present, then allocate it.
- PDX(va) : page directory index
- PTE_ADDR(*pde) : page directory entry
- PTX(va) : page table entry



- Enable paging
- Create/Fill page directory

done in function mappages (1779)

- Create/Fill page tables
- Load CR3 register

mappages (1779)

- Fill page table entries mapping virtual addresses to physical addresses
- What are the contents?
 - Physical address
 - Permissions
 - Present bit



- Enable paging
- Create/Fill page directory
- Create/Fill page tables
- Load CR3 register

Load the CR3 register to point to the page directory.





Allocating Memory



Allocating Pages (kalloc)



Freelist Implementation

- How is the freelist implemented?
 - No exclusive memory to store links (3014)





Resolved by a separate page allocator during boot up, which allocates 4MB memory just after the kernel's data segment (see kinit1 and kinit2).

ref : Kalloc.c (Kinit'i and Kinit')

Per CPU Data



Recall

Memory is Symmetric Across Processors



- Memory Symmetry
 - All processors in the system share the same memory space
 - Advantage : Common operating system code
- However there are certain data which have to be unique to each processor
 - This is the per-cpu data
 - example, cpu id, scheduler context, taskstate, gdt, etc.



Naïve implementation of per-cpu data



struct cpu cpus[NCPU];

- An array of structures, each element in array corresponding to a processor
- Access to a per-cpu data, example : cpu[cpunum()].ncli
- This requires locking every time the cpu structure is accessed
 - eg. Consider process migrating from one processor to another while updating a

ref : proc.h [23]

Alternate Solution (using CPU registers)

- CPU has several general purpose registers
 - The registers are unique to each processor (not shared)
- Use CPU registers to store per-cpu data
 - Must ensure the gcc does not use these registers for other purposes
- Fastest solution to our problem, but we do not have so many registers ☺



Content borrowed from Carmi Merimovich (http://www2.mta.ac.il/~carmi/)

Next best solution (xv6 implementation)

- In seginit(), which is run on each CPU initialization, the following is done.
 - GDTR will point upon cpu initialization to cpus[cpunum()].gdt.
 - (Thus, each processor will have its own private GDT in struct cpu).
- Have an entry which is unique for each processor
 - The base address field of SEG_KCPU entry in GDT is &cpus[cpunum()].cpu (1731)
 - %gs register loaded with SEG KCPU << 3.
- Lock free access to per-cpu data
 - %gs indexes into the SEG_KCPU offset in GDT
 - This is unique for each processor





Content borrowed from Carmi Merimovich (http://www2.mta.ac.il/~carmi/)

Using %gs

- Without locking or cpunum() overhead we have:
 - %gs:0 is cpus[cpunum()].cpu.
 - %gs:4 is cpus[cpunum()].proc.
- If we are interrupting user mode code then %gs might contain irrelevant value. Hence
 - In alltraps %gs is loaded with SEG_KCPU << 3.
 - (The interrupted code %gs is already on the trapframe.)
- gcc not aware of the existence of %gs, so it will no generate code messing up gs.



Content borrowed from Carmi Merimovich (http://www2.mta.ac.il/~carmi/)