# Interrupts, Exceptions, and System Calls

Chester Rebeiro IIT Madras



## OS & Events

- OS is event driven
  - i.e. executes only when there is an interrupt, trap, or system call



## Why event driven design?

- OS cannot trust user processes
  - User processes may be buggy or malicious
  - User process crash should not affect OS
- OS needs to guarantee fairness to all user processes
  - One process cannot 'hog' CPU time
  - Timer interrupts



## **Event Types**





## **Events**

- Interrupts : raised by hardware or programs to get OS attention
  - Types
    - Hardware interrupts : raised by external hardware devices
    - Software Interrupts : raised by user programs
- Exceptions : due to illegal operations



#### **Event view of CPU**





## **Exception & Interrupt Vectors**

Event occured

What to execute next?

- Each interrupt/exception provided a number
- Number used to index into an Interrupt descriptor table (IDT)
- IDT provides the entry point into a interrupt/exception handler
- 0 to 255 vectors possible
  - 0 to 31 used internally
  - Remaining can be defined by the OS



## **Exception and Interrupt Vectors**

| Vector<br>No. | Mne-<br>monic | Description                                   | Туре        | Error<br>Code | Source   |
|---------------|---------------|---|-------------|---------------|--|
| 0             | #DE           | Divide Error                                  | Fault       | No            | DIV and IDIV instructions.   |
| 1             | #DB           | RESERVED                                      | Fault/ Trap | No            | For Intel use only.  |
| 2             | -             | NMI Interrupt                                 | Interrupt   | No            | Nonmaskable external interrupt.  |
| з             | #BP           | Breakpoint                                    | Trap        | No            | INT 3 instruction.   |
| 4             | #OF           | Overflow                                      | Trap        | No            | INTO instruction.  |
| 5             | #BR           | BOUND Range Exceeded                          | Fault       | No            | BOUND instruction.   |
| 6             | #UD           | Invalid Opcode (Undefined Opcode)             | Fault       | No            | UD2 instruction or reserved opcode. <sup>1</sup>                       |
| 7             | #NM           | Device Not Available (No Math<br>Coprocessor) | Fault       | No            | Floating-point or WAIT/FWAIT instruction.                              |
| 8             | #DF           | Double Fault                                  | Abort       | Yes<br>(zero) | Any instruction that can generate an<br>exception, an NMI, or an INTR. |
| 9             |               | Coprocessor Segment Overrun<br>(reserved)     | Fault       | No            | Floating-point instruction. <sup>2</sup>                               |
| 10            | #TS           | Invalid TSS                                   | Fault       | Yes           | Task switch or TSS access.   |
| 11            | #NP           | Segment Not Present                           | Fault       | Yes           | Loading segment registers or accessing<br>system segments.             |
| 12            | #SS           | Stack-Segment Fault                           | Fault       | Yes           | Stack operations and SS register loads.                                |
| 13            | #GP           | General Protection                            | Fault       | Yes           | Any memory reference and other<br>protection checks.                   |
| 14            | #PF           | Page Fault                                    | Fault       | Yes           | Any memory reference.  |
| 15            | -             | (Intel reserved. Do not use.)                 |             | No            |  |
| 16            | #MF           | x87 FPU Floating-Point Error (Math<br>Fault)  | Fault       | No            | x87 FPU floating-point or WAIT/FWAIT<br>instruction.                   |
| 17            | #AC           | Alignment Check                               | Fault       | Yes<br>(Zero) | Any data reference in memory. <sup>3</sup>                             |
| 18            | #MC           | Machine Check                                 | Abort       | No            | Error codes (if any) and source are model dependent. <sup>4</sup>      |
| 19            | #XM           | SIMD Floating-Point Exception                 | Fault       | No            | SSE/SSE2/SSE3 floating-point<br>instructions <sup>5</sup>              |
| 20            | #VE           | Virtualization Exception                      | Fault       | No            | EPT violations <sup>6</sup>  |
| 21-31         | -             | Intel reserved. Do not use.                   |             |               |  |
| 32-255        | -             | User Defined (Non-reserved)<br>Interrupts     | Interrupt   |               | External interrupt or INT n instruction.                               |

## xv6 Interrupt Vectors

- 0 to 31 reserved by Intel
- 32 to 63 used for hardware interrupts
   T\_IRQ0 = 32 (added to all hardware IRQs to scale them)
- 64 used for system call interrupt





## Why Hardware Interrupts?

- Several devices connected to the CPU
  - eg. Keyboards, mouse, network card, etc.
- These devices occasionally need to be serviced by the CPU
  - eg. Inform CPU that a key has been pressed
- These events are asynchronous i.e. we cannot predict when they will happen.
- Need a way for the CPU to determine when a device needs attention



## Interrupts

- Each device signals to the CPU that it wants to be serviced
- Generally CPUs have 2 pins
  - INT : Interrupt
  - NMI : Non maskable for very critical signals
- How to support more than two interrupts?



#### 8259 Programmable Interrupt Controller

- 8259 (Programmable interrupt controller) relays upto 8 interrupt to CPU
- Devices raise interrupts by an 'interrupt request' (IRQ)
- CPU acknowledges and queries the 8259 to determine which device interrupted
- Priorities can be assigned to each IRQ line
- 8259s can be cascaded to support more interrupts



## Interrupts in legacy CPUs

- 15 IRQs (IRQ0 to IRQ15), so 15 possible devices
- Interrupt types
  - Edge
  - Level
- Limitations
  - Limited IRQs
  - Spurious interrupts by 8259
    - Eg. de-asserted IRQ before IRQA
  - Multi-processor support is limited



## Advanced Programmable Interrupt Controller (APIC)



- External interrupts are routed from peripherals to CPUs in multi processor systems through APIC
- APIC distributes and prioritizes interrupts to processors
- Interrupts can be configured as edge or level triggered
- Comprises of two components
  - Local APIC (LAPIC)
  - I/O APIC
- APICs communicate through a special 3-wire APIC bus.
  - In more recent processors, they communicate over the system bus



## LAPIC and I/OAPIC

- LAPIC :
  - Receives interrupts from I/O APIC and routes it to the local CPU
  - Can also receive local interrupts (such as from thermal sensor, internal timer, etc)
  - Send and receive IPIs (Inter processor interrupts)
    - IPIs used to distribute interrupts between processors or execute system wide functions like booting, load distribution, etc.
- I/O APIC
  - Present in chipset (north bridge)
  - Used to route external interrupts to local APIC



## I/O APIC Configuration in xv6

- IO APIC : 82093AA I/O APIC
- Function : ioapicinit (in ioapic.c)
- All interrupts configured during boot up as
  - Active high
  - Edge triggered
  - Disabled (interrupt masked)
- Device drivers selectively turn on interrupts using ioapicenable
  - Three devices turn on interrupts in xv6
    - UART (uart.c)
    - IDE (ide.c)
    - Keyboard (console.c)

## LAPIC Configuration in xv6

- 1. Enable LAPIC and set the spurious IRQ (i.e. the default IRQ)
- 2. Configure Timer
  - Initialize timer register (1000000)
  - Set to periodic



ref : lapic.c (lapicinit) (7151)

# What happens when there is an Interrupt?



# What more happens when there is an Interrupt?



20

#### **Stacks**

- Each process has two stacks
  - a user space stack
  - a kernel space stack



# Switching Stack (to switch or not to switch)

- When event occurs OS executes
  - If executing user process, privilege changes from low to high
  - If already in OS no privilege change
- Why switch stack?
  - OS cannot trust stack (SS and ESP) of user process
  - Therefore stack switch needed only when moving from user to kernel mode
- How to switch stack?
  - CPU should know locations of the new SS and ESP.
  - Done by task segment descriptor

Done automatically by CPU



#### To Switch or not to Switch

Executing in Kernel space

- No stack switch
- Use the current stack

Executing in User space

 Switch stack to a kernel switch



## How to switch stack?

#### **Task State Segment**

- Specialized segment for hardware support for multitasking
- TSS stored in memory
  - Pointer stored as part of GDT
  - Loaded by instruction : ltr(SEG\_TSS <<</li>
     3) in switchuvm()
- Important contents of TSS used to find the new stack
  - SS0 : the stack segment (in kernel)
  - ESP0 : stack pointer (in kernel)





## Saving Program State

#### Why?

 Current program being executed must be able to resume after interrupt service is completed

## Saving Program State

Done automatically by CPU



26

## Finding the Interrupt/Exception Service Routine

- IDT : Interrupt descriptor table
  - Also called Interrupt vectors
  - Stored in memory and pointed to by IDTR
  - Conceptually similar to GDT and LDT
  - Initialized by OS at boot



Selected Descriptor = Base Address + (Vector \* 8)

Done automatically by

CPU



## **Interrupt Gate Descriptor**



#### Getting to the Interrupt Procedure



Done automatically by CPU

## Setting up IDT in xv6



- Array of 256 gate descriptors (idt)
- Each idt has
  - Segment Selector : SEG\_KCODE
    - This is the offset in the GDT for kernel code segment
  - Offset : (interrupt) vectors (generated by Script vectors.pl)
    - Memory addresses for interrupt handler
    - 256 interrupt handlers possible
- Load IDTR by instruction lidt
  - The IDT table is the same for all processors.
  - For each processor, we need to explicetly load lidt (idtinit())

## Setting up IDT in xv6

tvinit invoked from main; idtinit invoked from mpmain [12]

```
3310 // Interrupt descriptor table (shared by all CPUs).
3311 struct gatedesc idt[256];
3312 extern uint vectors[]; // in vectors.S: array of 256 entry pointers
3313 struct spinlock tickslock;
3314 uint ticks;
3315
3316 void
3317 tvinit(void)
3318 {
3319
       int i:
3320
3321
       for(i = 0; i < 256; i++)
3322
         SETGATE(idt[i], 0, SEG KCODE<<3, vectors[i], 0);</pre>
3323
       SETGATE(idt[T SYSCALL], 1, SEG KCODE<<3, vectors[T SYSCALL], DPL USER);</pre>
3324
3325
       initlock(&tickslock, "time");
3326 }
                                    0913 // Set up a normal interrupt/trap gate descriptor.
3327
                                    0914 // - istrap: 1 for a trap (= exception) gate, 0 for an interrupt gate.
3328 void
                                    0915 // interrupt gate clears FL IF, trap gate leaves FL IF alone
3329 idtinit(void)
                                    0916 // - sel: Code segment selector for interrupt/trap handler
3330 {
                                    0917 // - off: Offset in code segment for interrupt/trap handler
                                    0918 // - dpl: Descriptor Privilege Level -
3331
       lidt(idt, sizeof(idt));
                                    0919 //
                                                 the privilege level required for software to invoke
3332 }
                                                 this interrupt/trap gate explicitly using an int instruction.
                                    0920 //
                                    0921 #define SETGATE(gate, istrap, sel, off, d)
```

## Interrupt Vectors in xv6





ref : vectors.s [generated by vectors.pl (run \$perl vectors.pl)] ([32])



ref : trapasm.S [32] (alltraps), trap.c [33] (trap())



ref : struct trapframe in x86.h (0602 [06])

### trapframe struct

| 0602 | struct trapframe {  |
|------|---|
| 0603 | <pre>// registers as pushed by pusha</pre>                          |
| 0604 | uint edi;   |
| 0605 | uint esi;   |
| 0606 | uint ebp;   |
| 0607 | uint oesp; // useless & ignored                                     |
| 0608 | uint ebx;   |
| 0609 | uint edx;   |
| 0610 | uint ecx;   |
| 0611 | uint eax;   |
| 0612 |   |
| 0613 | // rest of trap frame   |
| 0614 | ushort gs;  |
| 0615 | ushort padding1;  |
| 0616 | ushort is;  |
| 0617 | ushort padding2;  |
| 0618 | ushort es;  |
| 0619 | ushort paddings;  |
| 0620 | ushort as;  |
| 0621 | usnort padding4;  |
| 0622 | uint trapho;  |
| 0624 | // below here defined by x86 bardware                               |
| 0624 | // below here derined by xoo hardware                               |
| 0625 | uint ein.   |
| 0627 | unc cip;  |
| 0628 | ushort cs,  |
| 0629 | uint eflags.  |
| 0630 | arne errage,  |
| 0631 | // below here only when crossing rings, such as from user to kernel |
| 0632 | uint esp:   |
| 0633 | ushort ss:  |
| 0634 | ushort padding6:  |
| 0635 | ];  |
|      |   |



## Interrupt Handlers

#### • Typical Interrupt Handler

- Save additional CPU context (written in assembly)
   (done by alltraps in xv6)
- Process interrupt (communicate with I/O devices)
- Invoke kernel scheduler
- Restore CPU context and return (written in assembly)

## **Interrupt Latency**



Interrupt latency can be significant



## Importance of Interrupt Latency

- Real time systems
  - OS should 'guarantee' interrupt latency is less than a specified value
- Minimum Interrupt Latency
  - Mostly due to the interrupt controller
- Maximum Interrupt Latency
  - Due to the OS
  - Occurs when interrupt handler cannot be serviced immediately
    - Eg. when OS executing atomic operations, interrupt handler would need to wait till completion of atomic operations.



## **Atomic Operations**



Value of x depends on whether an interrupt occurred or not!

Solution : make the part of code atomic (i.e. disable interrupts while executing this code)





- Typically interrupts disabled until handler executes
  - This reduces system responsiveness
- To improve responsiveness, enable Interrupts within handlers
  - This often causes nested interrupts
  - Makes system more responsive but difficult to develop and validate
- Linux Interrupt handler approach: design interrupt handlers to be small so that nested interrupts are less likely



### **Small Interrupt Handlers**

- Do as little as possible in the interrupt handler
  - Often just queue a work item or set a flag
- Defer non-critical actions till later

## Top and Bottom Half Technique (Linux)

- Top half : do minimum work and return from interrupt handler
  - Saving registers
  - Unmasking other interrupts
  - Restore registers and return to previous context
- Bottom half : deferred processing
  - eg. Workqueue
  - Can be interrupted



#### Interrupt Handlers in xv6





## Example (Keyboard Interrupt in xv6)

- Keyboard connected to second interrupt line in 8259 master
- Mapped to vector 33 in xv6 (T\_IRQ0 + IRQ\_KBD).
- In function trap, invoke keyboard interrupt (kbdintr), which is redirected to consleintr



## **Keyboard Interrupt Handler**

consoleintr (console.c)

get pressed character (kbdgetc (kbd.c0)

talks to keyboard through specific predifined io ports

Service special characters

Push into circular buffer



CR

#### System Calls and Exceptions







### Hardware vs Software Interrupt



• A device (like the PIC) asserts a pin in the CPU



**Software Interrupt** 

 An instruction which when executed causes an interrupt



### Software Interrupt

- Software interrupt used for implementing system calls
  - In Linux INT 128, is used for system calls
  - In xv6, INT 64 is used for system calls





## Example (write system call)





## System call processing in kernel

Almost similar to hardware interrupts





### System Calls in xv6

| System call               | Description                              |                    |
|---------------------------|--|--------------------|
| fork()                    | Create process                           |                    |
| exit()                    | Terminate current process                |                    |
| wait()                    | Wait for a child process to exit         |                    |
| kill(pid)                 | Terminate process pid                    |                    |
| getpid()                  | Return current process's id              |                    |
| sleep(n)                  | Sleep for n seconds                      |                    |
| exec(filename, *argv)     | Load a file and execute it               |                    |
| sbrk(n)                   | Grow process's memory by n bytes         | How does the       |
| open(filename, flags)     | Open a file; flags indicate read/write   | OS distinguish     |
| read(fd, buf, n)          | Read n byes from an open file into buf   | between the system |
| write(fd, buf, n)         | Write n bytes to an open file            | calls?             |
| close(fd)                 | Release open file fd                     |                    |
| dup(fd)                   | Duplicate fd                             |                    |
| pipe(p)                   | Create a pipe and return fd's in p       |                    |
| chdir(dirname)            | Change the current directory             |                    |
| mkdir(dirname)            | Create a new directory                   |                    |
| mknod(name, major, minor) | Create a device file                     |                    |
| fstat(fd)                 | Return info about an open file           |                    |
| link(f1, f2)              | Create another name (f2) for the file f1 |                    |
| unlink(filename)          | Remove a file                            |                    |
|                           |  | •                  |

## System Call Number

System call number used to distinguish between system calls

|  | System call num   | bers   | System ca   | ll handlers   |
|--|---|--|---|---|
| System<br>call number<br>mov x, %eax<br>INT 64   | <pre>#define SYS_fork #define SYS_exit #define SYS_wait #define SYS_pipe #define SYS_read #define SYS_kill #define SYS_exec #define SYS_fstat</pre>   | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8   | [SYS_fork]<br>[SYS_exit]<br>[SYS_wait]<br>[SYS_pipe]<br>[SYS_read]<br>[SYS_kill]<br>[SYS_exec]<br>[SYS_fstat]<br>[SYS_cbdir]  | <pre>sys_fork,<br/>sys_exit,<br/>sys_wait,<br/>sys_pipe,<br/>sys_read,<br/>sys_kill,<br/>sys_exec,<br/>sys_fstat,<br/>sys_cbdir</pre>   |
| Based on the system call number<br>function syscall invokes the<br>corresponding syscall handler | <pre>#define SYS_chdir #define SYS_dup #define SYS_getpid #define SYS_sbrk #define SYS_sleep #define SYS_uptime #define SYS_open #define SYS_write #define SYS_mknod #define SYS_unlink #define SYS_link #define SYS_kose</pre> | 9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20<br>20<br>2 | [SYS_chair]<br>[SYS_dup]<br>[SYS_getpid]<br>[SYS_sbrk]<br>[SYS_sleep]<br>[SYS_uptime]<br>[SYS_open]<br>[SYS_write]<br>[SYS_write]<br>[SYS_mknod]<br>[SYS_unlink]<br>[SYS_link]<br>[SYS_link]<br>[SYS_close] | sys_cnair,<br>sys_dup,<br>sys_getpid,<br>sys_sbrk,<br>sys_sleep,<br>sys_uptime,<br>sys_open,<br>sys_write,<br>sys_write,<br>sys_mknod,<br>sys_unlink,<br>sys_link,<br>sys_link,<br>sys_close, |

ref : syscall.h, syscall() in syscall.c

#### Prototype of a typical System Call



How are they passed?

## Passing Parameters in System Calls

- Passing parameters to system calls not similar to passing parameters in function calls
  - Recall stack changes from user mode stack to kernel stack.
- Typical Methods
  - Pass by Registers (eg. Linux)
  - Pass via user mode stack (eg. xv6)
    - Complex
  - Pass via a designated memory region
    - Address passed through registers



## Pass By Registers (Linux)

- System calls with fewer than 6 parameters passed in registers
  - %eax (sys call number), %ebx, %ecx,, %esi, %edi,
     %ebp
- If 6 or more arguments
  - Pass pointer to block structure containing argument list
- Max size of argument is the register size (eg. 32 bit)

- Larger pointers passed through pointers



## Pass via User Mode Stack (xv6)



## **Returns from System Calls**







## **Exception Sources**

#### Program-Error Exceptions

- Eg. divide by zero
- Software Generated Exceptions
  - Example INTO, INT 3, BOUND
  - INT 3 is a break point exception
  - INTO overflow instruction
  - BOUND, Bound range exceeded
- Machine-Check Exceptions
  - Exception occurring due to a hardware error (eg. System bus error, parity errors in memory, cache memory errors)

STOP: 0x0000009C (0x00000004, 0x00000000, 0xB2000000, 0x00020151) "MACHINE\_CHECK\_EXCEPTION"

Microsoft Windows : Machine check exception

## **Exception Types**



• Exceptions in the user space vs kernel space



### Faults

Exception that generally can be corrected. Once corrected, the program can continue execution.

Examples :

Divide by zero error Invalid Opcode Device not available Segment not present Page not present



## Traps

Traps are reported immediately after the execution of the trapping instruction.

Examples:

Breakpoint

Overflow

**Debug** instructions



### **Aborts**

Severe unrecoverable errors

Examples

Double fault : occurs when an exception is unhandled or when an exception occurs while the CPU is trying to call an exception handler.

Machine Check : internal errors in hardware detected. Such as bad memory, bus errors, cache errors, etc.

