FAT POINTERS

Arjun Menon

IIT Madras

What is a Fat Pointer?

METADATA ADDRESS

- Typically metadata contains the "base" and "bounds" of the pointer which is essentially the valid accessible memory region by the pointer
- if((ADDRESS >= PTR.base) && (ADDRESS <= PTR.bound)) perform load or store

else

jump to error handler

Recap of Memory-based attacks

• Spatial (Buffer overflow)

- \circ Stack overflow
- Heap overflow
- Format string attacks

• Temporal

- Use-after-free
- \circ Double free

Object based

Key concept: Base and bounds associated per object Advantage:

- Memory layout of objects is not changed
 - \circ $\,$ Improves source and binary compatibility

Disadvantage:

- Overflows can occur on a sub-object basis
- Performance bottleneck: Object lookup is a range lookup
 - $\circ~$ Typically implemented using splay trees
- Out-of-bounds pointers need special care

Examples: [1], [2], [3]

struct {
 char id[8];
 int account_balance;
 bank_account;
 char* ptr = &(bank_account.id);
 strcpy(ptr, "overflow...");

Pointer based

Key concept: Base and bounds associated per pointer Advantages:

- Can enforce complete spatial safety
- Out-of-bounds pointers are taken care implicitly

Disadvantage:

- Performance overhead: Propagation and checking of base and bounds
- Changes memory layout in a programmer visible way
- Do not handle arbitrary casts
- May be not support dynamic linking of libraries

Examples: [4], [5], [6], [7]

Agenda

1.SoftBound [4]

- 2. Low-fat Pointers [5]
- 3. WatchDog [6]
- 4.Shakti-T [7]

1.SoftBound (PLDI '09)

SoftBound

- Tries to combine advantages of both object and pointer based solutions
- Source code compatibility
 - Disjoint metadata: Avoids any programmer visible memory layout changes
 - Allows arbitrary casts
- Completeness
 - Guarantees spatial safety
 - Includes a formal proof
- Separate compilation
 - Allows library code to be recompiled with SoftBound and dynamically linked

Pointer dereference check

check (ptr, ptr_base, ptr_bound, sizeof(*ptr))	
value= *ptr; void c if ((a }	neck(ptr, base, bound, size) { otr < base) (ptr+size > bound)) { bort();

Creating pointers

1. Explicit memory allocation i.e. malloc()

ptr = malloc(size);
ptr_base = ptr;
ptr_bound = ptr + size;
if (ptr == NULL)
 ptr_bound = NULL;

2. Taking the address of a global or a stack allocated variable using the "&" operator

int array[100]; ptr = &array; ptr_base = &array[0]; ptr_bound = ptr_base+ sizeof(array);

Pointer arithmetic and pointer assignment

- new_ptr= ptr + index
- No checks are required
 - Out-of-bounds value of newptr_bound is fine as long as "newptr" is not dereferenced

newptr = ptr + index; newptr_base = ptr_base; newptr_bound = ptr_bound;

Optional narrowings of pointer bounds

1. Creating a pointer to a field of a structure.

struct { ... int num; ... } *n; ... p = &(n->num); p_base = max(&(n->num), n_base); p_bound = min(p_base + sizeof(n->num), n_bound); NARROWED

2. Creating a pointer to an element of an array.

memset(&arr[4], 0, size);
p_base = arr_base;
p_bound = arr_bound;

NOT NARROWED

In-Memory Pointer Metadata Encoding



Metadata Propagation with Function Calls





• Functions that return a pointer are changed to return a 3element structure by value

Disadvantages

- Performance overhead of 67% on average
- Does not provide security against temporal attacks

2.Low-Fat Pointers (CCS '13)

Low-fat Pointers

- Use the upper unused bits of virtual address to store the base and bounds
- New, compact fat-pointer encoding and implementation (BIMA)
- Dedicated hardware checks in parallel if the Effective Address (EA) is within the valid base and bounds
 - Does not affect the processor clock speed
- Assumptions:
 - The memory is tagged
 - Every word has a type associated with it

Aligned Encoding

- Assumption
 - $\circ~$ The pointer is aligned on a boundary that is a power of 2 $\,$
 - $\circ~$ The size of the segment the pointer is referencing is also a power of two (i.e. 2^{B} for some B)
- The base can be determined by replacing B bits in the LSB with 0's base= A - (A & ((1 << B) -1))
- The bound can be determined by replacing B bits in the LSB with 1's
- Therefore, only B bits are required to represent both the base and the bounds
- Disadvantage:
 - $\circ~$ Very high memory fragmentation

BIMA encoding



- B: Block size exponent
- I: Minimum bound
- M: Maximum bound
- A: Address

The formula

carry = 1 << (B + |I|)Atop = (A & (carry-1)) Mshift = M << B Ishift = I << B $D_{under} = (A >> B)[5:0] < I$? (carry | Atop) - Ishift : Atop - Ishift $D_{over} = (A >> B)[5:0] > M$? (carry | Mshift) - Atop : Mshift - Atop

Example



Drawbacks

- Cannot express Out-of-Bounds pointer implicitly
- Memory fragmentation (~3%)
- Managing the base and bounds of stack allocated variables
- Prevents only spatial, and not temporal memory attacks

3.WatchDog (ISCA '12)

Key idea

- Associate a base, bound, lock and a key with every pointer
- Hardware is responsible for propagation and checking of metadata
- Software manages the values of these metadata
- To prevent temporal attacks, fetch the value at the lock address, and check if it matches the value of the key

Temporal protection (Conceptual)

- Assumptions:
 - Every register has a sidecar part which stores the metadata (id or lock)
 - Every memory address has a shadow region which stores the id of the pointer stored in that memory location



Lock and Key Mechanism



Code instrumentation

(a) Heap allocation (runtime) p = malloc(size)	(b) Heap deallocation (runtime)
<pre>key = unique_identifier++; lock = allocate_new_lock(); *(lock) = key; id = (key, lock); q = setident(p, id);</pre>	<pre>id = getident(p); *(id.lock) = INVALID; add_to_free_list(id.lock) free(p)</pre>
(c) Stack allocation (hardware)	(d) Stack deallocation (hardware)
call	return
<pre>stack_key = stack_key + 1 stack_lock = stack_lock + 8 memory[stack_lock] = stack_key %rsp.id = (stack_key, stack_lock)</pre>	<pre>memory[stack_lock] = INVALID stack_lock = stack_lock - 8 current_key = memory[stack_lock] %rsp.id = (current_key, stack_lock)</pre>

Drawbacks

- The metadata overhead per pointer is 256bits
- Separate lock location cache

Existing Hardware Solutions (Common design choice)

- Store the base and bound values (in shadow registers) in the register file alongside the value.
- It has the following implications:
 - Most of the base and bound shadow registers remain unused
 - When register spilling occurs, the base and bounds are also discarded
 - If aliased pointers exists in the registers, the base and bound values will have duplicate entries

4.Shakti-T (HASP '17)

Proposed solution

- 1. Have a common memory region called Pointer Limits Memory (PLM) to store the values of base and bounds
 - · Declare a new register which points the base address of PLM
 - Base and bounds are associated with a pointer by the value of the offset (*pointer_id*)



Proposed solution

- 3. Maintain a separate table alongside the register file that stores the values of base and bounds (and the *pointer_id*)
 - One level indexing is used to associate a GPR holding a pointer with its corresponding values of base and bounds

Proposed solution



New Instructions

- Write tag
- Write PLM
- Load base and bounds
- Load pointer
- Write special register
- Read special register
- Function store
- Function load

[*wrtag* rd, imm] [*wrplm* rs1, r2, rs3] [*ldbnb* rd, rs1] [*ldptr* rd, rs1, imm] [*wrspreg* rs1, imm] [*rdspreg* rd, imm] [*fnst* rs1, imm(rs2)] [*fnld* rd, imm(rs1)]

• Dynamic memory allocation

char **ptr* = malloc(n);

- 1. After malloc returns with the base address, the bounds is computed as bound = base + n
- 2. Store the value of base and bound in the PLM at the address *PLBR+ptr_id* using the *wrplm* instruction.
- 3. When storing the initialized value of *ptr* in the memory at an address *addr*, store the value of *ptr_id* at *addr*+8





• A function call





BnBIndex BnBLookUp • A function call GPR index bound base ptr_id v v function bar() { R0 0 0 0 char *ptr6; X 0 х X х ptr6= malloc(40); 100 9 1 200 240 6 1 1 1 . . . int c= 4+5; 200 1 1 . • free(ptr6); 100 120 5 9 1 return; • . . . } • . . . 15 0 R31 0 Х 39 **BnBCache**

• A function call





• A function call







• A function call





The pipeline



Comparison with existing solutions

	Safety checking	Instrumentation methodology	Metadata size for <i>n</i> aliased pointers	Memory fragmentation	Performance overhead (delay)
Intel MPX	Spatial	Compiler	128 x <i>n</i>	No	N/A
HardBound	Spatial	Hardware	128 x n	No	HW: N/A SW: 10%
Low-fat Pointer	Spatial	Hardware	0	Yes	HW: 5%
Watchdog	Spatial & Temporal	Compiler + Hardware	(256 x <i>n</i>) + 64	No	HW: N/A SW: 25%
WatchdogLite	Spatial & Temporal	Compiler	(256 x <i>n</i>) + 64	No	SW: 29%
Shakti-T	Spatial & Temporal	Hardware	(64 x <i>n</i>) + 128	No	HW: 1.5% [⁺]

References

- [1] D. Dhurjati and V. Adve. Backwards-Compatible Array Bounds Checking for C with Very Low Overhead. In Proceeding of the 28th International Conference on Software Engineering, May 2006.
- [2] F. C. Eigler. Mudflap: Pointer Use Checking for C/C++. In GCC Developer's Summit, 2003.
- [3] J. Criswell, A. Lenharth, D. Dhurjati, and V. Adve. Secure Virtual Ar- chitecture: A Safe Execution Environment for Commodity Operating Systems. In Proceedings of the 21st ACM Symposium on Operating Systems Principles, Oct. 2007.
- [4] Nagarakatte, Santosh, et al. "SoftBound: Highly compatible and complete spatial memory safety for C." *ACM Sigplan Notices* 44.6 (2009): 245-258. Link: <u>http://cis.upenn.edu/acg/papers/pldi09_softbound.pdf</u>
- [5] Kwon, Albert, et al. "Low-fat pointers: compact encoding and efficient gate-level implementation of fat pointers for spatial safety and capability-based security." *Proceedings of the 2013 ACM SIGSAC conference on Computer & communications security*. ACM, 2013. Link: <u>http://ic.ese.upenn.edu/pdf/fatptr_ccs2013.pdf</u>
- [6] Nagarakatte, Santosh, Milo MK Martin, and Steve Zdancewic. "Watchdog: Hardware for safe and secure manual memory management and full memory safety." ACM SIGARCH Computer Architecture News. Vol. 40. No. 3. IEEE Computer Society, 2012.

Link: http://repository.upenn.edu/cgi/viewcontent.cgi?article=1740&context=cis_papers

[7] Menon, Arjun, et al. "Shakti-T: A RISC-V Processor with Light Weight Security Extensions." *Proceedings of the Hardware and Architectural Support for Security and Privacy*. ACM, 2017.

Backup slides

A 5-stage pipelined processor



Microarchitecture (Shakti-C)

