

# 

## Running Al Inference On CPUs

Pradeep Ramachandran

Director and Head of Research,

Advanced Computing Labs,

KLA, India	+	+	+	+	+	+	+	+	+	+
1st October, 221	+	+	+	+	+	+	+	+	+	+
1st October, z 21	+	+	+	+	+	+	+	+	+	+

### Why is Running AI Inference on CPUs Important?

- Because it is there!
  - Every system typically has a powerful CPU to host system & legacy applications
- Accelerators may not be available in the system used for inference
  - Accelerators (even GPUs) are still the "new kid in the block"; not all systems have them
  - System to be used in deployment may be unknown in certain use-cases; edge devices, cloud, etc.
- Data for inference already in CPU-accessible memory; no need for data movement!



Data Source	Connection	BW (GBp	s) <sup>[1][2]</sup>	
Data Source	Connection	Theoretical	Practical	
System Memory	DDR4-3200 (8 ch)	204.8	171.5	
GPU memory	HBM2	1555.0	1250.0	
CPU ⇔ GPU connect	Gen4 PCle x16	32.0	26.2	Big gap!
CPU ⇔ GPU connect	NVLink (used by SXM2)	300.0	240.0	



[1] https://www.microway.com/knowledge-center-articles/performance-characteristics-of-common-transports-buses/ [2] https://www.nextplatform.com/micro-site-content/achieving-maximum-compute-throughput-pcie-vs-sxm2/

### **Compute & Data Patterns of AI Workloads**



Typical Operations in Dense Layers <sup>[3]</sup>

#### Typical Operation in Convolution Layers <sup>[4]</sup>



- Observations about compute patterns
  - Multiplication followed-by addition (or reduction) is common
  - Most operations are repeated across several data elements with limited scalar operations in between
- Observations about data patterns
  - Outputs of one layer serve as inputs to the next; but inputs aren't reused
  - Only weights are reused across instances; no other information in shared (during inference)



#### CPU Support to Exploit Compute Patterns



Workload Pattern	CPU Support	Benefits
Multiplication + addition is common	ISA natively supports fused multiply-add (FMA)	Reduced cycle count for mult + add; limited front-end bottlenecks
Most operations are repeated across several data elements	Width of Vector units (leveraged by multimedia workloads) increased	Significantly increased throughput for AI loads
Networks use limited scalar operations amidst parallel operations	Thread ganging support	Leverage single-thread performance of CPU cores for improved inference throughput

- Rest of the talk will focus on these three elements
  - Techniques that exploit the workloads' data patterns is beyond the scope of this talk





## Inference with CPU Vector Units





V0

V1

V2

...

#### **Vector Architectures – The Basics**

- Basic idea:
  - Read sets of data elements into "vector registers"
  - Operate on those registers
  - Disperse the results back into memory
- Registers are controlled by compiler
  - Used to hide memory latency
  - Leverage memory bandwidth
- Example: DAXPY (Ry = a \* Rx + Ry) takes 6 instructions with vector; 100s with scalar<sup>[5]</sup>

Scalar

reg file

FO

F1

F2

...

Vector reg file

ar a
or X
alar multiply
or Y
ctor add
result vector



#### Vector Architecture – The Basics, Continued...

- Operating on long- and short-vectors supported via dedicated registers
  - Variable length vectors supported with knowledge of max (mvl), and current vector length (vlr)
    - Use strip-mining to break vector into mvl-sized vectors that can be operated on in parallel



- Vector mask register supports "disabling" some elements of vector during operation
- Main challenge real-world apps didn't have as much vector parallelism!
  - Cray-1 implemented a vector-style architecture but moved away from subsequent generations



#### Vector Architecture – The Practical SIMD Implementation

- Two key observations led to practical adaptations of vector architectures
  - #1: Media workloads were the main "data parallel applications" until the last decade
  - #2: Media workloads operated on data that was 8b or 16; 64b was too long!
    - # bits per pixel dictated by accuracy of camera sensors; even today it isn't common to go to 16
    - Providing vector registers of mvl \* 64b wasn't that useful
- CPUs provide vector units that operate on "configurable" register files
  - Dedicated int and fp vector register file provided; can be configured for various vector lengths
    - Int file = n x 8b, or n/2 x 16b, or n/4 x 32b, or n/8 \* 64b regs; fp file = 32b (single) or 64b (double) regs
  - Dedicated instructions in ISA to operate on vectors of different widths
    - E.g., vaddpd in AVX adds two double precision fp regs, while vaddps adds two single precision fp regs <sup>[6]</sup>
  - Implementations called SIMD (Single Instruction Multiple Data) vector units
    - Examples MMX, SSE, AVX, AVX2, AVX512 in x86 processors, Neon in ARM, Altivec in POWER, etc.







#### Leveraging Vector Units: Case Study with Video Encoders

- Video encoders are highly data-parallel & leverage vector units for SIMD parallelism
  - Pixels represented as 8bit or 16bit numbers; integer and fp operations (like SAD, MSE) typical
- Study: How x264, and x265 (open source video codecs) gain from SIMD parallelism <sup>[7]</sup>





### **Expanded Vector Architecture for AI Inference**

- Al workloads use convolutions that are matrix operations
  - Dense layers tend to be more vector-like, but may also leverage matrix
- Modern CPUs adding matrix-units on top of vector-units
  - Intel released Advanced Matrix Extension (AMX) focused on AI loads [8]
    - Register file is a 2D "tile"; 8 regs \* 1Kb per register
    - TMUL instruction operates on tiles performing multiply and accumulate (MAC)

Х







#### Typical Operation in Convolution Layers

в

#### Vectors: The Devil is In the Detail!

- Vector (and matrix) implementations giveth throughput but...
  - ... they taketh clock-speed away! <sup>[9]</sup>
  - ... and automatic generation isn't practical to-date
- Implementation can be long and arduous
  - Every new generation typically requires a rewrite of kernels
  - And enough kernels need rewrite to overcome freq hits [7]



10m Cannon Lake Core i3-8121U	AnandTech
2/4	Cores / Threads
15 W	Rated TDP
2.2 GHz	Base Frequency
3.2 GHz	Single Core Turbo
3.1 GHz	Dual Core Turbo
2.2 GHz	AVX2 Frequency
1.8 GHz	AVX512 Frequency





#### Vector Implementations – Recent Trends!

- SIMD implementations a huge success, but has significantly complicated the ISA <sup>[10]</sup>
  - IA-32 instruction set has grown from 80 instructions in 1978 to ~1400 instructions largely due to SIMD!
    - Ensuring backwards compatibility of older instructions with wider new gen one of the key contributors
  - Complex ISA complicates decode, and make job of user (application writer / compiler) harder
- RISC-V recently proposed going back to a vector-like ISA that uses vlr, and mlr
  - Registers 64b wide; operating them as 32b / 16b / 8b, and non-mlr-conformat vectors handled in HW
  - Significantly simplifies ISA, and book-keeping overhead when running in a loop

ISA	MIPS-32 MSA	IA-32 AVX2	RV32V
Instructions (static)	22	29	13
Instructions per Main Loop	7	6	10
Bookkeeping Instructions	15	23	3
Results per Main Loop	2	4	64
Instructions (dynamic n=1000)	3511	1517	163





# Other CPU Advancements for Inference



#### Extensions to ISA that Aid Inference

- Most CPUs support Fused Multiply Add (FMA) instructions at low latency
  - Initially introduced for media workloads; extensions to 128b and 256b SIMD instructions <sup>[11]</sup>

Opcode	Operation	Opcode	Operation
VFMADD	result = + a $\cdot$ b + c	VEMADDOUD	result = $a \cdot b + c$ for i = 1, 3,
VFNMADD	result = $+ a \cdot b + c$ result = $- a \cdot b + c$	VEMADDSUB	result = $a \cdot b - c$ for $i = 0, 2,$
VFMSUB	result = + a $\cdot$ b - c		result = $a \cdot b - c$ for i = 1, 3,
VFNMSUB	result = $+ a \cdot b - c$ result = $-a \cdot b - c$	VFMSUBADD	result = $a \cdot b + c$ for $i = 0, 2,$

#### Intel VNNI added specific AI-focused instructions that fuse AVX512 instructions <sup>[12]</sup>



- Leveraged by compilers during back-end code-gen to optimize inference latency
  - Hand-coded intrinsics, or assembly functions can also use these instructions



### **Running Multiple Inference Sessions on CPU**

CPU cores may be "grouped" to improve utilization for multi-session inference [13]



- Multi-session inference offers several advantages
  - Reduced synchronization overhead
  - Improved performance if work is grouped such that activations fit inside L2
- Similar to the idea of Multi-Process Service (MPS) with CUDA for NVIDIA GPUs <sup>[14]</sup>



#### The CPU is Not New, Einstein!

- Techniques used to improve inference performance in accelerators also apply here
- Models that operate with reduced precisions at inference deployed on CPUs
  - CPUs can accelerate BF16 (16-bit block-float), int8, and lower precision inference using vector units
  - Throughput typically doubles with half the precision
    - Int8 throughput = 2X FP16 = 2X FP32 = 2X FP64 (typically)
  - Impact to model accuracy handled with techniques like calibration, centering, etc.
- Fuse kernels to limit moving data between caches and system memory (DRAM)
  - Cache ⇔ DRAM is arguably faster than GPU ⇔ DRAM as there is no PCIe
  - Nevertheless, fusing enables reusing buffers in caches
  - Great candidate for auto-generation; compiler community is very excited!
- And other learnings can also be applied...



#### Why GPU based accelerated computing is winning .....





#### **Two Incumbent Revolutions for AI Inference**

- Bringing CPUs and accelerators closer with better interconnect the "HW Revolution"
  - CPUs and accelerators (GPUs ++) will continue to co-exist with specific advantages
  - Data movement is becoming THE bottleneck; problem exacerbated with bigger models!
  - Future bright for higher BW CPU ⇔GPU links (Gen5 PCIe, CXL, NVLink, etc.), cache-coherent accelerators

- Better auto-generated HPC code the "SW revolution"
  - Current models leverage hand-tuned kernels to get practical performance
    - Hand-written in (intrinsics for CPU, or CUDA, SYCL for GPUs) expressed as custom-ops in TensorFlow (or similar)
  - Cannot scale as every new HW requires new kernels making it hard to even evaluate them!
  - Auto-generating performant code will enable quick real evaluation making systems more nimble
    - Enables quicker adoption of multiple accelerators; lots of work in this area (MLIR, C++, TVM, XLA)



#### Conclusion

- CPU can be considered as the first option to use for AI inference
  - Accelerators, while performant, aren't default in HPC systems today
- Many key innovations in the CPU space target faster AI inference
  - Improved vector units that treat matrices as first-order-citizens
  - Extensions to ISA to support AI operations like multiply + add, applying activation function, etc.
- But sustained high-performance AI inference needs two revolutions!
  - HW revolution Design better interconnect to bring CPU and accelerators closer
  - SW revolution Auto-generate high-performance kernels; avoid hand-tuned low-level kernels





#### Recap Of The Workshop



Session	Speaker	Comments
Modern AI in manufacturing	Kris Bhaskar	Overview of the problem space
Challenges in Adopting ML in manufacturing	Jacob George	Use-cases, algorithms, and challenges
AI Models in the Fab	Steve Esbenshade	Examples of how our images and data flows in our tools
Minimizing copy overhead while sharing GPUs on a single box	Mark Ruolo	Data movement challenges, GPU memory / compute bandwidth imbalance, etc.
Al inference on CPUs	Pradeep	Discusses leveraging vector arch, and other recent developments in CPU to aid inference



#### 21 KLA Non-Confidential | Unrestricted

#### Conclusion (For the Workshop)

- Semiconductor manufacturing revolutionized by AI & HPC technologies
  - Semiconductors are now a critical part of the global economy
  - Inspection and metrology require cutting-edge AI & HPC technologies to keep Moore's law alive!
- KLA is leveraging several solutions in this space in its products
  - eSL10<sup>™</sup> is the industry-first manufacturing tool that leverages integrated Artificial Intelligence with SMARTs<sup>™</sup> deep learning algorithms

- Exciting time to be an engineer at the intersection of AI, HPC, and manufacturing!
  - Exciting time to be an engineer at KLA









- We're actively looking for collaboration with academic partners in this space
  - Write to me at <u>Pradeep.Ramachandran@klatencor.com</u>
- We're hiring interns, and full-time engineers in this space (AI, HPC, Software)
  - KLA India https://www.kla.com/careers/locations/india
  - KLA world-wide https://www.kla.com/careers

