


Basic Illustrations


Functions/units of CPU;
Followed by logic gates.

The Fetch / Execute / Decode Cycle

The values of the AC will be then be sent to the ALU for processing and the Control Unit will send the ADD signal so the ALU knows what to do with them.




The von Neumann Architecture of a Computer




Simple single-bus architecture


- ◆ The parts are inter-connected by a collection of wires called a "bus".




Data flow through a von Neumann architecture

The Fetch-Execute Cycle






- Instruction Pointer
- General Purpose Register AX
- Instruction Register
- Decode Unit
- Execute Unit



0	
1	
2	
3	
4	
5	
6	
7	RAM
8	
9	
10	
11	
12	
13	
14	
15	



Boolean Algebra and Switches

Positive Logic		Negative Logic	
INV			INV
AND			OR
NAND			NOR
OR			AND
NOR			NAND


Categories in Digital System Design :

- System Level**
- Logical level**
- Circuit Level**


Types of Switching Network:




- Combinatorial**
- Sequential**





BJT Props. Follow →





Situation after the formation of depletion region











Forward Biasing Voltage









Without bias voltage



With Reverse bias voltage







Without bias voltage




Current flow



With forward bias voltage









© 2004 Encyclopædia Britannica, Inc.










(b)




(a)



Basic Connections of n-p-n Transistor









Practical inverter (NOT) circuit









	A, B, C	Q 1	Q 2	Q 3	Q 4	D1	OUT	
	1, 1, 1	Diode, B->C	SATN	SATN	OFF	OFF	LOW	
	Any or all "0"	ON	OFF	OFF	ON	ON	HIGH	






AND gate with open-collector output







FET → MOSFET → CMOS












Figure 4.4 (a) NMOS transistor structure; (b) cross section; and (c) circuit symbol.



N-Channel E-MOSFET Structure



Operation of N-Channel E-MOSFET






Figure 9.4 N-channel enhancement mode MOSFET.







Fig.1 – N-Channel, enhancement-mode planar MOSFET shown in section view (a), and its standard schematic symbol (b).



N-Channel DE-MOSFET Structure


w1






Depletion Mode Operation

wv




As the gate is made more negative than the source, a depletion region is created in the N type channel, reducing conduction between source & drain.


N type channel



Operation of N-Channel E-MOSFET



Depletion Mode Operation











Figure 4.9 (a) MOSFET in the linear region. (b) MOSFET with channel just pinched off at the drain. (c) Channel pinch-off for $v_{DS} > v_{GS} - V_{TN}$.



Linear operating region (ohmic mode)



Saturation mode at point of pinch-off




Saturation mode

A MISFET is a metal-insulator-semiconductor field-effect transistor.



MISFET is a more general term than MOSFET and a synonym to **insulated gate field-effect transistor (IGFET).**




All MOSFETs are MISFETs, but not all MISFETs are MOSFETs.



Transfer Characteristics and Depletion Mode MOSFET


- Transfer characteristics: plot of drain current versus gate-source voltage for a fixed drain-source voltage
- If threshold voltage of NMOS transistor negative \rightarrow depletion mode MOSFET (there exists an implanted n-type channel region)









output and transfer characteristics


output characteristics






Drain Charecteristics






NMOS


PMOS






CMOS inverter

- metal
- oxide (insulator)
- n-type semiconductor
- p-type semiconductor




CMOS inverter



Model chart





Silicon wafer




Inverter circuit using IGFETs




An insulated-gate field-effect transistor or *IGFET*




CMOS AND gate




CMOS OR gate





CMOS NOR gate






"B-series" (buffered) NOR gate



"Pinout," or "connection" diagram for the 4001 quad NOR gate









OR GATE

To RELOOK

What are these gates ??



AND GATE



Note: When two connected if a dc intersection. Oth connected.

Schematic Diagram






FIGURE 1. 1 OF 4 IDENTICAL GATES



* INPUTS PROTECTED BY CMOS PROTECTION NETWORK





Single XOR gate
Internal Circuit
(This is a TI CD4030)

Positive Logic Gates

[RETURN]

Negative Logic Gates



Dist. Laws:

$$X(Y+Z) = XY + XZ;$$

$$X + YZ = (X+Y)(X+Z);$$

$$XY + XY' = X;$$

$$X + XY = X;$$

$$(X + Y')Y = XY;$$

$$(X + Y)(X + Y') = X;$$

$$X(X + Y) = X;$$

$$XY' + Y = XY;$$

CONSENSUS

$$XY + X'Z + YZ = XY + X'Z$$

$$(X + Y)(X' + Z)(Y+Z) = (X + Y)(X' + Z)$$

De-Morgan's Laws:

$$(X + Y)' = X' \cdot Y'$$

$$(X \cdot Y)' = X' + Y'$$

$$F \rightarrow (X + Y')Y = XY$$

$$F_D \rightarrow XY' + Y = X + Y;$$

$$F_C \rightarrow X'Y + Y' = X' + Y'$$

