

KLA

Modern AI in manufacturing

Kris Bhaskar Sep 2021

IITM HPC workshop

+	+		+	+	+	+	+	+	+	+
-	+			+	+		+	+	+	
+	+		+	+	+	+	+	+	+	+





- KLA Process Control Background
- KLA AI systems : Recent success stories
- Lessons Learned & Challenges
- Looking Ahead






KLA process control background


Process Control

The act of <u>maintaining</u> products and equipment within <u>established specifications</u> during <u>manufacturing</u> operations

... Critical for IC Manufacturing success

- Ramp Yields Faster
- Provide More Predictable Delivery







Months

Leveraging ML since the '90s

Inspection Find Critical Defects




Statistically: Outlier detection 1995: First ever Classification system (KLA 2135) 2018: First ever Physics based DL system (KLA eSL10™)




KLA


Metrology

Measure Critical Parameters






Statistically: Measure \mathcal{N} (μ , σ^2) 1993: First ever NN based Metrology system (KLA Films) 2017+: Models enhanced by DL






KLA inspector technologies pushing on many fronts







- **Optics**, **SEM** 1.
- **High Speed Sensors** 2.
- **Computing Stack** 3.



KLA Al Systems : Recent success stories

Two recently released KLA DL products




- **<u>eSL10^m</u>**: Revolutionary e-beam inspector < semi front end >
- Kronos™ 1190 w DefectWise[®]: Industry's first DL based classification system < semi back end packaging >



Advanced IC defect challenges





time to results


electrical test FIB/TEM



Need: actionable inspection results...quickly!



eSL10 technologies address advanced IC defect challenges





eSL10[™] Artificial Intelligence




industry-first deep learning system isolates key DOI from other defects and pattern noise

uses state of art NVIDIA GPUs



eSL10[™]: AI algorithms vs traditional





A – B blinking



Kronos[™] 1190 Wafer-Level Packaging Defect Inspection







High Resolution



Runtime Al



The Kronos[™] 1190 provides sensitive defect inspection, helping chip manufacturers to quickly detect, resolve and monitor excursions to provide greater control of quality during wafer-level packaging





Kronos[™] 1190 Wafer-Level Packaging Defect Inspection

DefectWise[®] integrates AI as a system level solution to boost productivity

- Throughput
- Sensitivity
- Classification accuracy
- Defect discovery
- Ease of use







DefectWise® Defect Attributes







Lessons Learned & Challenges



Key observations

Lessons Learned

- 1. SW Stack : As usual it's the key to success
- 2. Embrace:
 - 80/20 rule of Data Science
 - Physics based constraints
 - Cloud based infrastructure for on-prem
 - Heterogenous computing
- 3. Internal Adoption: Hire internal evangelists
- 4. Invest in training your human capital

Challenges


- 1. AI / HPC / Cloud convergence is hard
 - Micro-services may not be appropriate
 - Security issues: IP & Data leakage
- 2. Balancing new with proven approaches
 - Mfg floor doesn't like rapid changes
 - Mfg floors want LONG LIFE HW (GPU challenge)
- 3. Training data may be limited
- 4. Making models robust to Covariate Shift
- 5. Explainable Models






Keys for success < besides data >









Why GPU based accelerated computing is winning






GPU "cultural advantage"

Early stages of parallel computing adoption



However subject to Arithmetic Intensity






Lots of choices on GP-GPUs in the next few years

NVIDIA Grace (ARM + Ampere Next)







- Does the best HW GP-GPU architecture win?
- Or is the one with the best SW eco-system?





Looking Ahead

How do we balance new HW vs Ninja programming

Fast Forward to $\rm ML/AI$

Explosion of ML/AI programming models, languages, frameworks



?

Explosion of AI chips and accelerators



Uday Bondhugula, IISc



Slides courtesy of Prof. Uday Bondhgula, IISC

STATE-OF-THE-ART DEEP LEARNING SYSTEMS: CURRENT LANDSCAPE



- Primarily driven by hand-optimized highly tuned libraries (manual or semi-automatic at most)
- Expert/Ninja programmers
- Not a scalable approach! bleeds resources, not modular, too much repetition

Uday Bondhugula, IISc

51

Slippery slope – from high productivity zone to fast but illegible




KLA Algo / Data Scientists	%matplotlib	inline	eg: Sobel Edge Detector Python	
	<pre>import numpy import matpl</pre>	as np otlib.pyplot as plt	< Code is understandable >	KLA
Preferred Sandbox Language	#define the vertical f:	<pre>void FPUSobel() {</pre>	eg: Sobel Edge Detector C optin	nized
	#define the horizontal	BYTE* image_0 = g BYTE* image_1 = g BYTE* image 2 = g	_image +	
	#read in t	DWORD* screen =	1 void SseSobel()	
	<pre>img = plt.:</pre>	for the terms	BYTE* image 0 = eg: Sobel Edge Detector x	(86-SSE optimized
	#get the d	for(int y=1; y <g< th=""><th>* Brick Lindge_I =</th><th>· · · · · · · · · · · · · · · · · · ·</th></g<>	* Brick Lindge_I =	· · · · · · · · · · · · · · · · · · ·
KLA IMC SW Eng.	n,m,d = ime	for(int x=1;	5 6 7 8 8 9 8 9 8 9 8 9 8 9 8 9 8 8 9 8 9 8	/nmm >
č	#initialize	{	<pre>8m128 const_p_one = _mm_set1_ps(+1.0f); 9m128 const_p_two = _mm_set1_ps(+2.0f);</pre>	
	edges_img :	float gx	<pre>10m128 const_n_one = _mm_set1_ps(-1.0f);</pre>	
Need to scale for whole wafer	#loop over		11m128 const_n_two = _mm_set1_ps(-2.0f); 12	
	for row in		13	
Re-writes in C (10-100X faster)	for co		15 for(int x=1; x <g_image_width-1; x+="4)<br">16 {</g_image_width-1;>	
	#c:		<pre>17 // load 16 components. (0~6 will be used) 18m128i current_0 = _mm_unpacklo_epi8(_mm_loadu_si128((m128i*)(imm)))</pre>	
	loc		19m128i current_1 = _mm_unpacklo_epi8(_mm_loadu_si128((m128i*)(imm	<pre>age_1+x-1)), _mm_setzero_si128());</pre>
	#aj	float gy	20m128i current_2 = _mm_unpacklo_epi8(_mm_loadu_si128((m128i*)(imi 21	hge_2+x-1)), _mm_setzero_si128());
	vei		<pre>22</pre>	
KLA/Partner Ninja Eng	#re		<pre>24 // image_01 = { image_0[x+0], image_0[x+1], image_0[x+2], image_0[x 25</pre>	+3] }
	vei		26 // image_02 = { image_0[x+1], image_0[x+2], image_0[x+3], image_0[x	+4] }
	#aj		27 m128 image_02 = _mm_cvtepi32_ps(_mm_unpacklo_epi16(_mm_srli_si128 28 m128 image_10 = _mm_cvtepi32_ps(_mm_unpacklo_epi16(current_1, _mm_	
Need to meet RPC targets	hoi #re		29m128 image_12 = _mm_cvtepi32_ps(_mm_unpacklo_epi16(_mm_srli_si128 30m128 image_20 = _mm_cvtepi32_ps(_mm_unpacklo_epi16(current_2, _mm_	
C C	hoi	int resu	31 m128 image_21 = _mm_cvtepi32_ps(_mm_unpacklo_epi16(_mm_srli_si128 32 m128 image_22 = _mm_cvtepi32_ps(_mm_unpacklo_epi16(_mm_srli_si128	<pre>(current_2, 2), _mm_setzero_si128()));</pre>
	#c(Int resu		contenc_z, 47, _mm_seczero_sizze(777)
Re-writes in SIMD/CUDA/assembly	ede	screen[x	<pre>34m128 gx = _mm_add_ps(_mm_mul_ps(image_00,const_p_one), 35mm_add_ps(_mm_mul_ps(image_02,const_n_one),</pre>	
(100-1000X faster)	#:.	}	<pre>36mm_add_ps(_mm_mul_ps(image_10,const_p_two), 37mm_add_ps(_mm_mul_ps(image_12,const_n_two),</pre>	
	#i1 edg	image_0 += g	<pre>38mm_add_ps(_mm_mul_ps(image_20,const_p_one), 39mm_mul_ps(image_22,const_n_one))))));</pre>	
		image_1 += g		
	<pre>#remap the edges_img =</pre>	image_2 += g screen += g_	<pre>41m128 gy = _mm_add_ps(_mm_mul_ps(image_00,const_p_one), 42mm_add_ps(_mm_mul_ps(image_01,const_p_two),</pre>	
23 KLA Non-Confidential Unrestricted	euges_ring .	}	43mm_add_ps(_mm_mul_ps(image_02,const_p_one), 44mm_add_ps(_mm_mul_ps(image_20,const_n_one),	
		}	<pre>45mm_add_ps(_mm_mul_ps(image_21,const_n_two),</pre>	
			46 mm mul ps(image 22,const n one)))));	

But wait : Real World Algo. Optimization is worse

TonsorInfo b phine m	gram1D(TensorInfo a,	GPU-Fused Histogram example
GPU-Histogram Code ex output_t* smem; // PART A: Initialize shat smem = reinterpret_cast <or for (int i = threadIdx.x; i += blockDim.x) { smem </or 	<pre>smem[]; red memory counters utput_t*>(my_smem); i < a.sizes[0];</pre>	<pre>4 int threadIdx_x, threadIdx_y, threadIdx_z; 5 int blockDim_x, blockDim_y, blockDim_z; 6 if (global_tid < 896) { 7 blockDim_x = 896 / 16; 8 blockDim_y = 16; blockDim_z = 1; 9 threadIdx_x = global_tid % blockDim_x; 10 threadIdx_y = global_tid / blockDim_x %</pre>
→ counters FOR_KERNEL_LOOP(ling) IndexToOffs IndexToOffs IndexToOffs If (bVal >= minv If (bVal >= minv If (bVal >= minv If atomicAdd(&smether If atomicAdd(&smether		<u>are not compute bound.</u> used" to reduce memory bottlenecks ;"
20 // PART C: Increme		
20 // PART C: Increme → counters 21 for (int i = threadIdx.x; → blockDim.x) { 22 const IndexType aOffset 23 IndexToOffset <output → ADims>::get(i, 24 atomicAdd(&a.data[aOffset 25 } } Fig. 3: Histog</output 	<pre>= t_t, IndexType, a); et], smem[i]);</pre>	<pre>32 asm("bar.sync 1, 896;"); 33 // batch_norm_collect_statistics() PART C 34 35 K1_end: 36 if (global_tid < 896) goto K2_end; 37 // kernelHistogram1D() PART A 38 smem = reinterpret_cast<output_t*>(my_smem); 39 for (int i = threadIdx_x; i < a.sizes[0]; 40 i += blockDim_x) { smem[i] = 0; } 41 // A PTX assembly to only sync 128 threads. 42 asm("bar.sync 2, 128;"); 43 // kernelHistogram1D() PART B 44 45 asm("bar.sync 2, 128;"); 46 // kernelHistogram1D() PART C 47 48 K2_end: 49 }</output_t*></pre>


What do we all want ?








Google's XLA compiler (codegen for CPU/GPU/TPU)




- XLA & TVM are very early success demonstrations
- Industry is now pivoting to MLIR open-source initiative
- Is this the possible future ?

Modern C++ will also be a significant player


- Modern C++ (11/14/17/20) is having a significant revival
- Many language constructs specifically designed with parallelism in mind
- At the same time, many constructs to enable developer productivity
- It is the basis for most modern advanced HPC + AI (TensorFlow C++ / Intel Sycl DPC++ / Nvidia HPC compiler





THE FUTURE OF PARALLEL PROGRAMMING

Standard Languages | Directives | Specialized Languages





In Conclusion



- Very exciting time to be an engineer working in the intersection of AI + HPC + Cloud
- Semiconductors are becoming an even more critical part of the global economy
- Semi Inspection & Metrology requires cutting edge AI + HPC technologies to keep progressing
- KLA and IITM have had active research collaborations since 2003
- The KLA India AI ACL (AI Advanced Computing labs) located in the IIT M research park will enable more opportunities for research collaboration.
- Contact Dr. Pradeep Ramachandran for avenues of collaborations / internships / employment at KLA



Thank you