




Breadboarding tips:

It is important to breadboard a circuit neatly and systematically, so that one can debug it and get it running easily and quickly. It also helps when someone else needs to understand and inspect the circuit. Here are some tips:

1. Always use the side-lines for power supply connections. Power the chips from the side-lines and not directly from the power supply.
2. Use black wires for ground connections (0V), and red for other power connections.
3. Keep the jumper wires on the board flat, so that the board does not look cluttered.
4. Route jumper wires around the chips and not over the chips. This makes changing the chips when needed easier.
5. You could trim the legs of components like resistors, transistors and LEDs, so that they fit in snugly and do not get pulled out by accident.


TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49, SN7446A, '47A, '48, SN74LS47, 'LS48, 'LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

Description


The '46A, 'L46, '47A, 'L47, and 'LS47 feature active-low outputs designed for driving common-anode VLEDs or incandescent indicators directly, and the '48, '49, 'LS48, 'LS49 feature active-high outputs for driving lamp buffers or common-cathode VLEDs. All of the circuits except '49 and 'LS49 have full ripple-blanking input/output controls and a lamp test input. The '49 and 'LS49 circuits incorporate a direct blanking input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

The '46A, '47A, '48, 'L46, 'L47, 'LS47, and 'LS48 circuits incorporate automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) of these types may be performed at any time when the BI/RBO node is at a high level. All types (including the '49 and 'LS49) contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs.

The SN54246/SN74246 through '249 and the SN54LS247/SN74LS247 through 'LS249 compose the $\overline{6}$ and the $\overline{9}$ with tails and have been designed to offer the designer a choice between two indicator fonts. The SN54249/SN74249 and SN54LS249/SN74LS249 are 16-pin versions of the 14-pin SN5449 and 'LS49. Included in the '249 circuit and 'LS249 circuits are the full functional capability for lamp test and ripple blanking, which is not available in the '49 or 'LS49 circuit.



SEGMENT
IDENTIFICATION



NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS

'46A, '47A, 'L46, 'L47, 'LS47 FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO ¹	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF	1
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	ON	OFF	OFF	
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON	
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	
6	H	X	L	H	H	L	H	OFF	OFF	ON	ON	ON	ON	ON	
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF	
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	ON	ON	ON	
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON	
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON	
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON	
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	4


H = high level, L = low level, X = irrelevant

1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.
 3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.
- ¹0 is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).


TYPES SN5446A, '47A, '48, '49, SN54L46, 'L47, SN54LS47, 'LS48, 'LS49, SN7446A, '47A, '48, SN74LS47, 'LS48, 'LS49 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

functional block diagrams


'46A, '47A, 'L46, 'L47, 'LS47



'48, 'LS48



'49, 'LS49



TYPES SN54157, SN54L157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74157, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DLS-7711847, MARCH 1974—REVISED AUGUST 1977

features

- Buffered Inputs and Outputs
- Three Speed/Power Ranges Available

TYPES	TYPICAL AVERAGE PROPAGATION TIME	TYPICAL POWER DISSIPATION
'157	9 ns	150 mW
'L157	18 ns	75 mW
'LS157	9 ns	49 mW
'S157	5 ns	250 mW
'LS158	7 ns	24 mW
'S158	4 ns	195 mW

applications

- Expand Any Data Input Point
- Multiplex Dual Data Buses
- Generate Four Functions of Two Variables (One Variable Is Common)
- Source Programmable Counters

description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The '157, 'L157, 'LS157, and 'S157 present true data whereas the 'LS158 and 'S158 present inverted data to minimize propagation delay time.

FUNCTION TABLE

STROBE	SELECT	INPUTS		OUTPUT Y	
		A	B	'157, 'L157, 'LS157, 'S157	'LS158, 'S158
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L


H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, VCC (see Note 1)	
Input voltage: '157, 'L157, 'S158	
'LS157, 'LS158	
Operating free-air temperature range: SN54', SN54L', SN54LS', SN54S' Circuits	-55°C to 125°C
SN74', SN74LS', SN74S' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

SN54157, SN54LS157, SN54S157 ... J OR W PACKAGE
SN54L157 ... J PACKAGE
SN74157 ... J OR N PACKAGE
SN74LS157, SN74S157 ... J, N OR NS PACKAGE
(TOP VIEW)



SN54LS158, SN54S158 ... J OR W PACKAGE
SN74LS158, SN74S158 ... J, N OR NS PACKAGE
(TOP VIEW)




TEXAS INSTRUMENTS
INCORPORATED

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222



TYPES SN54157, SN54L157, SN74157 QUADRUPLE 2-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS

functional block diagram

'157, 'L157



schematics of inputs and outputs




TEXAS INSTRUMENTS
INCORPORATED

TTL Numerical Index


TEMPERATURE RANGE MILITARY INDUSTRIAL	FUNCTION	PAGE	TEMPERATURE RANGE MILITARY INDUSTRIAL	FUNCTION	PAGE
5400 7400	Quad 2-input NAND Gate	3	5486 7486	Quad Exclusive-OR Gate	7
5401 7401	Quad 2-input NAND Gate	3	5490 7490	Decade Counter	7
5402 7402	Quad 2-input NOR Gate	3	5491A 7491A	8-Bit Shift Register	7
5403 7403	Quad 2-input NAND Gate	3	5492 7492	Divide-by-Twelve Counter	8
5404 7404	Hex Inverter	3	5493 7493	Divide-by-Sixteen Counter	8
5405 7405	Hex Inverter	3	5494 7494	4-Bit Shift Register	8
5406 7406	Hex Inverting Buffer	3	5495 7495	4-Bit Reversible Register	8
5407 7407	Hex Buffer	3	5496 7496	5-Bit Serial/Parallel Register	8
5408 7408	Quad 2-input AND Gate	3	54100 74100	8-Bit Bistable Latch	8
5409 7409	Quad 2-input AND Gate	3	54104 74104	Gated J-K Master-Slave Flip-Flop	9
5410 7410	Triple 3-input NAND Gate	3	54105 74105	Gated J-K Master-Slave Flip-Flop	9
5412 7412	Triple 3-input NAND Gate	3	54107 74107	Dual J-K Flip-Flop	9
5413 7413	Dual NAND Schmitt Trigger	3	54121 74121	Monostable Multivibrator	9
5416 7416	Hex Inverting Buffer	3	54122 74122	Retriggerable Multivibrator	9
5417 7417	Hex Buffer	3	54123 74123	Dual Retriggerable Multivibrator	9
5420 7420	Dual 4-input NAND Gate	4	54136 74136	Quad 2-input Exclusive-OR Gate	9
5422 7422	Dual 4-input NAND Gate	4	— 74141	BCD-to-Decimal Decoder/Driver	10
5423 7423	Dual 4-input NOR Gate w/Strobe	4	54145 74145	BCD-to-Decimal Decoder/Driver	5
5425 7425	Dual 4-input NOR Gate w/Strobe	4	54150 74150	16-Bit Data Selector/Multiplexer	10
5426 7426	Quad 2-input NAND Gate	4	54151 74151	8-Bit Data Selector/Multiplexer	10
5427 7427	Triple 3-input NOR Gate	4	54153 74153	Dual 4-Line-to-1-Line Data Selector/Multiplexer	10
5430 7430	8-input NAND Gate	4	54154 74154	4-Line-to-16-Line Decoder/ Demultiplexer	11
5432 7432	Quad 2-input OR Gate	4	54155 74155	Dual 2-Line-to-4-Line Decoder/ Demultiplexer	11
5437 7437	Quad 2-input NAND Buffer	4	54156 74156	Dual 2-Line-to-4-Line Decoder/ Demultiplexer	11
5438 7438	Quad 2-input NAND Buffer	4	54160 74160	4-Bit Synchronous Decade Counter	11
5440 7440	Dual 4-input NAND Buffer	4	54161 74161	4-Bit Synchronous Binary Counter	11
— 7441A	BCD-to-Decimal Decoder/Driver	4	54162 74162	4-Bit Synchronous Decade Counter	11
5442 7442	BCD-to-Decimal Decoder	4	54163 74163	4-Bit Synchronous Binary Counter	11
5443 7443	EXCESS-3-to-Decimal Decoder	4	54164 74164	8-Bit Parallel-Out Serial Shift Register	12
5444 7444	EXCESS-3 GRAY-to-Decimal Decoder	4	54165 74165	Parallel-Load 8-Bit Shift Register	12
5445 7445	BCD-to-Decimal Decoder/Driver	5	54166 74166	8-Bit Shift Register	12
5446 7446	BCD-to-7-Segment Decoder/Driver	5	54174 74174	Hex D-Type Flip-Flop	12
5446A 7446A	BCD-to-7-Segment Decoder/Driver	5	54175 74175	Quad D-Type Flip-Flop	12
5447 7447	BCD-to-7-Segment Decoder/Driver	5	54176 74176	35 MHz Presettable Decade Counter/Latch	13
5447A 7447A	BCD-to-7-Segment Decoder/Driver	5	54177 74177	35 MHz Presettable Binary Counter/Latch	13
5448 7448	BCD-to-7-Segment Decoder	5	54180 74180	8-Bit ODD/EVEN Parity Generator/Checker	13
5450 7450	Dual AND-OR-INVERT Gate	5	54181 74181	4-Bit Arithmetic Logic Unit	14
5451 7451	Dual AND-OR-INVERT Gate	5	54182 74182	Look-Ahead Carry Generator	14
5453 7453	Single AND-OR-INVERT Gate	5	54192 74192	Reversible BCD Decade Counter	14
5454 7454	Single AND-OR-INVERT Gate	6	54193 74193	Reversible Modulo-16 Binary Counter	15
5456 7456	Dual AND-OR Expander	6	54198 74198	8-Bit Shift Register	16
5472 7472	J-K Flip-Flop	6	54199 74199	8-Bit Shift Register	16
5473 7473	Dual J-K Flip-Flop	6	9601-1 9601-2	Retriggerable One shot	16
5474 7474	Dual D Flip-Flop	6	9602-1 9602-2	Dual Retriggerable One-shot	16
5475 7475	Quad Latch	6			
5476 7476	Dual J-K Flip-Flop	6			
5477 7477	Quad Latch	6			
5480 7480	Gated Full Adder	7			
5482 7482	2-Bit Binary Full Adder	7			
5483 7483	4-Bit Binary Full Adder	7			
5485 7485	4-Bit Magnitude Comparator	7			

54/7400 Quad 2-input NAND Gate




54/7401 Quad 2-input NAND Gate

Free collector outputs




54/7402 Quad 2-input NOR Gate




54/7403 Quad 2-input NAND Gate

Free-collector outputs




54/7404 Hex Inverter




54/7405 Hex Inverter

Free-collector outputs




54/7406 Hex Inverting Buffer

Free-collector outputs, 30V rating




54/7407 Hex Buffer

Free-collector outputs, 30V rating




54/7408 Quad 2-input AND Gate




54/7409 Quad 2-input AND Gate

Free-collector outputs




54/7410 Triple 3-input NAND Gate




54/7412 Triple 3-input NAND Gate

Free collector outputs




54/7413 Dual NAND Schmitt Trigger




54/7416 Hex Inverting Buffer

Free-collector outputs, 15V rating



54/7417 Hex Buffer

Free-collector outputs, 15V rating



00 1
01 1
10 1
11 0


28 a

put fourth
input 22


(3)

TTL


54/7420 Dual 4-input NAND Gate




54/7422 Dual 4-input NAND Gate
Free-collector outputs




54/7423 Dual 4-input NOR Gate
with Strobe, expandable




54/7425 Dual 4-input NOR Gate
with Strobe




54/7426 Quad 2-input NAND Gate
Free-collector outputs, 15V rating




54/7427 Triple 3-input NOR Gate




54/7430 8-input NAND Gate




54/7432 Quad 2-input OR Gate




54/7437 Quad 2-input NAND Buffer




54/7438 Quad 2-input NAND Buffer
Free-collector outputs




54/7440 Dual 4-input NAND Buffer




7441A BCD-to-Decimal Decoder/Driver




54/7442 BCD-to-Decimal Decoder



54/7443 EXCESS-3-to-Decimal Decoder



54/7444 EXCESS-3 GRAY-to-Decimal Decoder




4

4


BCD-to-Decimal Decoder/Driver

54/7445 30V output rating
54/74145 15V output rating




BCD-to-7-Segment Decoder/Driver

54/7446 30V/20mA output rating • 54/7447 15V/20mA output rating
54/7446A 30V/40mA output rating • 54/7447A 15V/40mA output rating




54/7448 BCD-to-7-Segment Decoder




54/7450 Dual AND-OR-INVERT Gate

Expandable




54/7451 Dual AND-OR-INVERT Gate



54/7453 Single AND-OR-INVERT Gate


Expandable




5

5


54/7454 Single AND-OR-INVERT Gate




54/7460 Dual AND-OR Expander





54/7472 J-K Flip-Flop




54/7473 Dual J-K Flip-Flop



54/7474 Dual D Flip-Flop




latch logic




Truth Table

C	D	Q	Q-bar
Low	Low	No Change	
Low	High	No Change	
High	Low	Low	High
High	High	High	Low


54/7475 Quad Latch



54/7476 Dual J-K Flip-Flop




54/7477 Quad Latch*



*refer to 54/7475 truth

54/7480 Gated Full Adder




Truth Table

C _n	B	A	C _{n+1}	Σ	Σ
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	0	1

$A = A_1 \cdot A_2 \cdot A_c$
 $A^* = A_1 \cdot A_2$
 $B = B_1 \cdot B_2 \cdot B_c$
 $B^* = B_1 \cdot B_2$

54/7482 2-Bit Binary Full Adder




2-bit & 4-bit Adder Truth Table

ODD* bit positions:					EVEN† bit positions:				
C _{x-1}	A _x	B _x	Σ _x	C _x	C _{x-1}	A _x	B _x	Σ _x	C _x
0	0	0	0	1	1	0	0	0	0
0	0	1	1	1	1	0	1	1	0
0	1	0	1	1	1	1	0	1	0
0	1	1	0	0	1	1	1	0	1
1	0	0	1	1	0	0	0	1	0
1	0	1	0	0	0	0	1	0	1
1	1	0	0	0	0	1	0	0	1
1	1	1	1	0	0	1	1	1	1


* X = 1 or 3

† X = 2 or 4

54/7483 4-Bit Binary Full Adder




54/7485 4-Bit Magnitude Comparator




* a HIGH signal indicates a TRUE condition
 † results from a comparison of lower-order bits
 ** inequality of these bits will override CASCADING inputs

54/7486 Quad Exclusive-OR Gate




54/7491A 8-Bit Shift Register



Inputs at time t _n	A	B	Q output at time t _{n+1}
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

54/7490 Decade Counter



Truth Tables

BCD Count Sequence*					Reset/Count				
COUNT	OUTPUT				RESET INPUTS				COUNT
	D	C	B	A	R ₀₁	R ₀₂	R ₁₁	R ₁₂	
0	0	0	0	0	1	1	0	+	0 0 0 0
1	0	0	0	1	1	1	+	+	0 0 0 0
2	0	0	1	0	+	+	1	1	1 0 0 1
3	0	0	1	1	+	+	0	+	Count
4	0	1	0	0	0	+	+	0	Count
5	0	1	0	1	0	+	+	0	Count
6	0	1	1	0	0	+	+	+	Count
7	0	1	1	1	0	+	+	+	Count
8	1	0	0	0	+	+	0	+	Count
9	1	0	0	1	+	+	0	+	Count


* Output A connected to input B0 + = don't care

7

(7)

171

54/7492 Divide-by-Twelve Counter




Truth Table

COUNT	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	0	1
3	0	0	0	1
4	0	1	0	0
5	0	1	0	0
6	0	1	0	0
7	1	0	0	0
8	1	0	0	1
9	1	0	1	0
10	1	1	0	0
11	1	1	1	0

NOTE: Output A connected to input A

54/7493 Divide-by-Sixteen Counter




Truth Table


COUNT	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	0	1
3	0	0	0	1
4	0	1	0	0
5	0	1	0	0
6	0	1	0	1
7	0	1	1	0
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

NOTE: Output A connected to input A


54/7494 4-Bit Shift Register




54/7495 4-Bit Reversible Register




54/7496 5-Bit Serial/Parallel Register




54/74100 8-Bit Bistable Latch*




54104 Gated J-K Master-Slave Flip-Flop




54/74105 Gated J-K Master-Slave Flip-Flop



54/74107 Dual J K Flip-Flop



54/74121 Monostable Multivibrator




Triggering Truth Table

A1	A2	B	RESPONSE
1	1	1	No Trigger
0	1	0	Trigger
1	0	1	No Trigger
0	0	1	No Trigger
1	1	0	No Trigger
0	1	0	No Trigger
1	0	0	No Trigger
0	0	0	No Trigger

X = immaterial

54/74122 Retriggerable Multivibrator




Triggering Truth Table

A1	A2	B1	B2	C0	RESPONSE
X	X	X	X	0	No Trigger
1	0	X	X	X	No Trigger
1	1	0	X	X	No Trigger
1	1	1	1	1	Trigger
X	X	0	0	X	No Trigger
1	1	1	X	X	No Trigger
0	X	1	1	1	Trigger

*A1 & A2 are logically interchangeable, as are B1 & B2
X = immaterial

54/74123 Dual Retriggerable Multivibrator




Triggering Truth Table


A	B	C0	RESPONSE
X	X	0	No Trigger
1	0	X	No Trigger
1	1	1	Trigger
1	1	X	No Trigger
0	1	1	Trigger

X = immaterial

54/74136 Quad 2-input Exclusive-OR Gate



9.



it lines
binary
Two
reduce
when
mented
decoder
can be
cations.

(TOP VIEW)



'LS138, 'S138

'LS138, 'S138
FUNCTION TABLE


$$\bar{G}_2^* = \bar{G}_{2A} + \bar{G}_{2B}$$

H = high level, L = low level, X = irrelevant

'LS139, 'S139
(EACH DECODER/DEMULTIPLEXER)
FUNCTION TABLE




H = high level, L = low level, X = irrelevant

10


19

TTL - 74141-54

74141 BCD-to-Decimal Decoder/Driver




54/74150 10-Bit Data Selector/Multiplexer




54145/74145 see page 5.

54/74151 8-Bit Data Selector/Multiplexer



54/74153 Dual 4-Line-to-1-Line Data Selector/Multiplexer




1G -
2G -
↑ Inputs
↓
A
B
C
D
14 AB
5

AB

10

0110


54 4-Line-to-16-Line Decoder/Demultiplexer



Dual 2-Line-to-4-Line Decoder/Demultiplexer


54/74155 Active pull-ups

54/74156 Free collector outputs




54160 4-Bit Synchronous Decade Counter

2 synchronous decade counters are similar; however the 54163/74163 binary counters are asynchronous as shown for the 54160/74160 decade counters at left.



54/74163 4-Bit Synchronous Binary Counter

54161/74161 synchronous binary counters are similar; however the clear is asynchronous as shown for the 54160/74160 decade counters at left.




12

12


(11)

TTL - 54164


54/74164 8-Bit Parallel-Out Serial-Shift Register




54/74165 Parallel-Load 8-Bit Shift Register




54/74166 8-Bit Shift Register



54/74174 Hex D-Type Flip-Flop



54/74175 Quad D-Type Flip-Flop




13


13

TTL - 54176 - 54180

54/74176 35 MHz Presettable Decade Counter/Latch



54/74177 35 MHz Presettable Binary Counter/Latch



54/74180 8-Bit ODD/EVEN Parity Generator/Checker




14

14


(13)

TTL - 54181-5


54/74181 4-Bit Arithmetic Logic Unit



54/74182 Look-Ahead Carry Generator



54/74192 Reversible BCD Decade Counter




15

15

141

TTL - 54193

54/74193 Reversible Modulo-16 Binary Counter



Operations Table


OPERATION	UP CLOCK	DOWN CLOCK	INPUTS			RESPONSE AT Q OUTPUTS
			CLEAR	LOAD	A, B, C, D	
Clocking		1	0	1	X	Count UP
	1		0	1	X	Count DOWN
	0		0	1	X	Q _A unchanged; others unchanged if Q _A is high
		0	0	1	X	Q _A unchanged; others unchanged if Q _A is low
			0	1	X	Undefined for race conditions
Clearing	↓	↓	1	X	X	All 0's
Loading	1	1	0	1	X	No change
	↓	↓	0	0	PRESET DATA	Preset to A, B, C, D input data

X = irrelevant ↓ = high level recommended


16

TTL - 54198

54/74198 8-Bit Shift Register




54/74199 8-Bit Shift Register




TEMPERATURE RANGE
MILITARY INDUSTRIAL

705-1*	705-2*
706-1*	706-2*
708-1*	708-2*
709-1*	709-2*
727-1	727-2
728-1	727-2
729-1	729-2
736-1	736-2
737-1	737-2
744-1	744-2
751-1	751-2
770-1	770-2
771-1	771-2
772-1	772-2
773-1	773-2
774-1	774-2
775-1	775-2
776-1	776-2
777-1	777-2
778-1	778-2
779-1	779-2
—	781-2

9601 Retriggerable One-Shot



9602 Dual Retriggerable One-Shot



Triggering Truth Table

Pin 1	Pin 2	Pin 3	Pin 4	RESPONSE
High	High	✓	+	No Trigger
Low	+	✓	High	Trigger
Low	Low	✓	Low	No Trigger
~	High	High	High	Trigger
~	High	Low	+	No Trigger
~	Low	+	+	No Trigger

* = unmaterial




Triggering Truth Table

A	B	C _D	RESPONSE
x	x	0	No Trigger
~	0	x	No Trigger
~	1	1	Trigger
1	~	x	No Trigger
0	~	1	Trigger

x = unmaterial


930-1	930-2
932-1	932-2
933-1	933-2
936-1	936-2

*705=9093;




What is a breadboard?

A breadboard is used to build and test circuits quickly before finalizing any circuit design. The breadboard has many holes into which circuit components like ICs and resistors can be inserted. A typical breadboard is shown below:



The bread board has strips of metal which run underneath the board and connect the holes on the top of the board. The metal strips are laid out as shown below. Note that the top and bottom rows of holes are connected horizontally while the remaining holes are connected vertically.



To use the bread board, the legs of components are placed in the holes. Each set of holes connected by a metal strip underneath forms a *node*. A node is a point in a circuit where two components are connected. Connections between different components are formed by putting their legs in a common node.

The long top and bottom row of holes are usually used for power supply connections. The rest of the circuit is built by placing components and connecting them together with jumper wires. ICs are placed in the middle of the board so that half of the legs are on one side of the middle line and half on the other.

A completed circuit might look like the following.