## CS2310: Digital Logic Design Lab Experiment 7

Prof. Sukhendu Das

 $15\ {\rm september}\ 2015$ 

## **Problem Statement**

- 1.) Design two SR Latches, one using NOR gates and another using NAND gates.
- 2.) Convert the 2 Latches into D Latches.