Cs2310:Digital logic design Lab Assignment 10

Sukhendu Das July 2015

1 Problem Statement

Write Verilog Code to implement the function $f(x_1,....x_4) = \sum m(0,1,2,4,5,7,8,9,11,12,14,15)$ using the gate level primitives. Ensure that the resulting circuit is as simple as possible